Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Reexamination Certificate
2011-08-09
2011-08-09
Colin, Carl (Department: 2493)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
C714S048000, C714S049000, C714S050000, C714S051000, C714S052000, C714S053000, C714S054000, C714S055000, C714S056000, C714S057000
Reexamination Certificate
active
07996574
ABSTRACT:
An apparatus and method are provided for connecting a host Enterprise System Connection Architecture (ESCON) Input/Output (I/O) interface to a cache of a data storage system. The apparatus includes (a) a set of at least 4 pipelines, each pipeline being coupled on a first end to the host ESCON I/O interface and being coupled on a second end to the cache, (b) a plurality of line processors, each line processor controlling one or more of the pipelines of the set of pipelines, and (c) in each pipeline, a protocol engine, the protocol engine configured to distinguish user data from frame header data and separate the user data from the frame header data for transport over the pipeline.
REFERENCES:
patent: 4852100 (1989-07-01), Christensen et al.
patent: 4862354 (1989-08-01), Fiacconi et al.
patent: 4894828 (1990-01-01), Novy et al.
patent: 5003463 (1991-03-01), Coyle et al.
patent: 5133071 (1992-07-01), Sato et al.
patent: 5241541 (1993-08-01), Farrell et al.
patent: 5375219 (1994-12-01), Okabe
patent: 5463762 (1995-10-01), Morrissey et al.
patent: 5493724 (1996-02-01), Cohn et al.
patent: 5528755 (1996-06-01), Beardsley et al.
patent: 5574863 (1996-11-01), Nelson et al.
patent: 5574950 (1996-11-01), Hathorn et al.
patent: 5584041 (1996-12-01), Odawara et al.
patent: 5606679 (1997-02-01), Cohn et al.
patent: 5608873 (1997-03-01), Feemster et al.
patent: 5613085 (1997-03-01), Lee et al.
patent: 5617559 (1997-04-01), Le et al.
patent: 5742792 (1998-04-01), Yanai et al.
patent: 5781549 (1998-07-01), Dai
patent: 5809543 (1998-09-01), Byers et al.
patent: 5815651 (1998-09-01), Litt
patent: 5850521 (1998-12-01), Morganti et al.
patent: 5878377 (1999-03-01), Hamilton, II et al.
patent: 5884055 (1999-03-01), Tung et al.
patent: 5928367 (1999-07-01), Nelson et al.
patent: 6026459 (2000-02-01), Huppenthal
patent: 6115772 (2000-09-01), Crater
patent: 6167485 (2000-12-01), Kedem
patent: 6170023 (2001-01-01), Beardsley et al.
patent: 6182166 (2001-01-01), Shklarsky et al.
patent: 6195761 (2001-02-01), Kedem
patent: 6216179 (2001-04-01), Murata et al.
patent: 6266740 (2001-07-01), Don et al.
patent: 6269107 (2001-07-01), Jong
patent: 6269424 (2001-07-01), Katsuragi et al.
patent: 6279050 (2001-08-01), Chilton et al.
patent: 6324612 (2001-11-01), Chen et al.
patent: 6351780 (2002-02-01), Ecclesine
patent: 6377575 (2002-04-01), Mullaney et al.
patent: 6397273 (2002-05-01), Chilton
patent: 6484245 (2002-11-01), Sanada et al.
patent: 6493825 (2002-12-01), Blumenau et al.
patent: 6665703 (2003-12-01), Shatil et al.
patent: 6725331 (2004-04-01), Kedem
patent: 6728746 (2004-04-01), Murase et al.
patent: 7233977 (2007-06-01), Gupta et al.
patent: 2002/0007428 (2002-01-01), Chilton
patent: 2002/0035666 (2002-03-01), Beardsley et al.
van der Wal, A., “Efficient Interprocessor Communication in a Tightly Coupled Homogenous Multiprocessor System,” Proc. of the IEEE Workshop on Future Trends of Distributed Computing Systems, IEEE, pp. 362-368, Oct. 1990.
Webster's II New College Dictionary, Houghton Mifflin Co., p. 1030, 1995.
Microsoft Press Computer Dictionary, 3rd ed., Microsoft Press p. 415, 1997.
Gupta Reema
Tringale Alesia
Wang Yao
BainwoodHuang
Colin Carl
EMC Corporation
Thiaw Catherine
LandOfFree
Messaging mechanism for inter processor communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Messaging mechanism for inter processor communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Messaging mechanism for inter processor communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2653524