Memory write timing system

Details Memory write timing system Memory write timing system

2006-10-02

2008-10-21

Pham, Ly D (Department: 2827)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S191000, C365S195000, C365S196000, C365S203000

Reexamination Certificate

active

07440312

ABSTRACT:
A memory write timing system includes a modified memory bitcell including a storage device and a write/read circuit for writing/reading data to/from the storage device; and an output circuit for detecting the current state of the storage device.

REFERENCES:
patent: 5511031 (1996-04-01), Grover et al.
patent: 5657330 (1997-08-01), Matsumoto
patent: 6181640 (2001-01-01), Kang
patent: 6707721 (2004-03-01), Singh et al.
patent: 6711092 (2004-03-01), Sabharwal
patent: 2002/0186579 (2002-12-01), Yokozeki
patent: 2003/0026150 (2003-02-01), Rimondi
patent: 2007/0008771 (2007-01-01), Lee et al.

Affiliated with

Also associated with

Rating

Memory write timing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory write timing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory write timing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4011633