Memory with five-transistor bit cells and associated control...

Details Memory with five-transistor bit cells and associated control... Memory with five-transistor bit cells and associated control...

2007-12-11

2007-12-11

Phung, Anh (Department: 2824)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S104000, C365S156000

Reexamination Certificate

active

11358161

ABSTRACT:
Memory employing a plurality of five-transistor memory bit cells in a memory matrix and a power supply control circuit that is configured to provide a simultaneous full clear to all of the memory bit cells is described herein.

REFERENCES:
patent: 3644907 (1972-02-01), Gricchi et al.
patent: 4075690 (1978-02-01), Oberman et al.
patent: 4567578 (1986-01-01), Cohen et al.
patent: 4750155 (1988-06-01), Hsieh
patent: 5457638 (1995-10-01), Ashar et al.
patent: 6044010 (2000-03-01), Deschene
patent: 6205049 (2001-03-01), Lien et al.
patent: 6459611 (2002-10-01), Rimondi
patent: 0 344 894 (1989-12-01), None

Affiliated with

Also associated with

Rating

Memory with five-transistor bit cells and associated control... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory with five-transistor bit cells and associated control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with five-transistor bit cells and associated control... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3830956