Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1993-08-19
1995-02-21
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Bad bit
395425, 395275, 395725, 371 101, 371 211, 371 401, G06F 1100, G06F 1502
Patent
active
053922441
ABSTRACT:
A disk array has a plurality of disks, a disk array controller for coordinating data transfer to and from the disks, and a RAID management system for mapping two different RAID areas onto the disks. The RAID management system stores data in one of the RAID areas according to mirror redundancy, and stores data in the other RAID area according to parity redundancy. The RAID management system then shifts or migrates data between the mirror and parity RAID areas on the disks in accordance with a predefined performance protocol, such as data access recency or access frequency.
REFERENCES:
patent: 5155835 (1992-10-01), Belsan
patent: 5195100 (1993-03-01), Katz et al.
patent: 5237658 (1993-08-01), Walker et al.
patent: 5278838 (1994-01-01), Ng et al.
patent: 5287462 (1994-02-01), Jibbe et al.
patent: 5289418 (1994-02-01), Youngerth
patent: 5297258 (1994-03-01), Hale et al.
Baird Robert
Fordemwalt John W.
Jacobson Michael B.
Nelson Marvin D.
Vazire Hamid
Hewlett--Packard Company
Nguyen Viet Q.
LandOfFree
Memory systems with data storage redundancy management does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory systems with data storage redundancy management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory systems with data storage redundancy management will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1940220