Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-09-28
2008-10-21
Lane, Jack A (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S154000, C711S165000
Reexamination Certificate
active
07441071
ABSTRACT:
A non-volatile memory storage system is provided. The non-volatile memory storage system comprises a memory configured to store a storage system firmware and a non-volatile memory cell array. Additionally included is a processor in communication with the memory and the non-volatile memory cell array. The processor is configured to execute the storage system firmware stored in the memory. The storage system firmware includes program instructions for receiving a write command to write a plurality of data to the non-volatile memory cell array. The write command is allocated a timeout period to complete an execution of the write command. Additionally included are program instructions for asserting a busy signal, performing a portion of a garbage collection operation for a garbage collection time period, writing the data to a block, and releasing the busy signal before the timeout period.
REFERENCES:
patent: 5640529 (1997-06-01), Hasbun
patent: 6510440 (2003-01-01), Alpern et al.
patent: 6792601 (2004-09-01), Dimpsey et al.
patent: 7114045 (2006-09-01), Pliss et al.
patent: 7287049 (2007-10-01), Printezis et al.
patent: 2001/0023472 (2001-09-01), Kubushiro et al.
patent: 2005/0141312 (2005-06-01), Sinclair
patent: 2006/0161724 (2006-07-01), Bennett
patent: 2006/0161728 (2006-07-01), Bennett
patent: 2007/0033324 (2007-02-01), Sinclair
patent: 2008/0034174 (2008-02-01), Traister et al.
patent: 2008/0034175 (2008-02-01), Traister et al.
patent: 2008/0082596 (2008-04-01), Gorobets
patent: 2008/0082775 (2008-04-01), Gorobets
patent: 2008/0086619 (2008-04-01), Traister et al.
patent: 2008/0091872 (2008-04-01), Bennett et al.
patent: WO2005/045683 (2005-05-01), None
patent: WO2006/065655 (2006-06-01), None
PCT “International Search Report and Written Opinion” mailed Jun. 3, 2008 in related International Application No. PCT/US2007/078836.
USPTO Notice of Allowance and Fee(s) Due mailed Jul. 17, 2008 in U.S. Appl. No. 11/541,035.
USPTO Notice of Allowance and Fee(s) Due mailed Jul. 1, 2008 in U.S. Appl. No. 11/499,606.
USPTO Notice of Allowance and Fee(s) Due mailed Jun. 23, 2008, 2008 in U.S. Appl. No. 11/499,598.
USPTO Notice of Allowance and Fee(s) Due mailed Aug. 6, 2008 in U.S. Appl. No. 11/540,778.
USPTO Notice of Allowance and Fee(s) Due mailed Aug. 8, 2008 in U.S. Appl. No. 11/541,371.
Lin Jason
Traister Shai
Lane Jack A
SanDisk Corporation
Weaver Austin Villeneuve & Sampson LLP
LandOfFree
Memory systems for phased garbage collection using phased... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory systems for phased garbage collection using phased..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory systems for phased garbage collection using phased... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4009675