Static information storage and retrieval – Read/write circuit – Particular read circuit
Reexamination Certificate
2011-05-24
2011-05-24
Yoha, Connie C (Department: 2827)
Static information storage and retrieval
Read/write circuit
Particular read circuit
C365S191000, C365S193000, C365S233500, C365S185050
Reexamination Certificate
active
07948812
ABSTRACT:
A memory system includes a memory controller that writes data to and reads data from a memory device. A write data strobe accompanying the write data indicates to the memory device when the write data is valid, whereas a read strobe accompanying data from the memory device indicates to the memory controller when the read data is valid. The memory controller adaptively controls the phase of the write strobe to compensate for timing drift at the memory device. The memory controller uses the read strobe as a measure of the drift.
REFERENCES:
patent: 5206726 (1993-04-01), Okuda
patent: 5867541 (1999-02-01), Tanaka et al.
patent: 6178139 (2001-01-01), Hirobe et al.
patent: 6229757 (2001-05-01), Nagata et al.
patent: 6314050 (2001-11-01), Yi et al.
patent: 6407963 (2002-06-01), Sonoda et al.
patent: 6498766 (2002-12-01), Lee et al.
patent: 6504790 (2003-01-01), Wolford
patent: 6570944 (2003-05-01), Best et al.
patent: 6603686 (2003-08-01), Yoo et al.
patent: 6680866 (2004-01-01), Kajimoto
patent: 6680869 (2004-01-01), Sonoda et al.
patent: 6707723 (2004-03-01), Jeong
patent: 6728162 (2004-04-01), Lee et al.
patent: 6760261 (2004-07-01), Partsch et al.
patent: 6813217 (2004-11-01), Schneider et al.
patent: 6819616 (2004-11-01), La et al.
patent: 6836503 (2004-12-01), Best et al.
patent: 6862248 (2005-03-01), Shin
patent: 6906968 (2005-06-01), Kim et al.
patent: 6909643 (2005-06-01), Kwean
patent: 7016237 (2006-03-01), Lee et al.
patent: 7016256 (2006-03-01), Yoon et al.
patent: 7038971 (2006-05-01), Chung
patent: 7042799 (2006-05-01), Cho
patent: 7106655 (2006-09-01), Lee
patent: 7111111 (2006-09-01), Neuman et al.
patent: 7688672 (2010-03-01), Best et al.
patent: 2001/0043505 (2001-11-01), Lee et al.
patent: 2002/0118575 (2002-08-01), Sonoda et al.
patent: 2002/0122348 (2002-09-01), Lee et al.
patent: 2002/0141331 (2002-10-01), Mate et al.
patent: 2003/0053471 (2003-03-01), Stief
patent: 2003/0067812 (2003-04-01), Kajimoto
patent: 2003/0086303 (2003-05-01), Jeong
patent: 2003/0179619 (2003-09-01), La et al.
patent: 2003/0199262 (2003-10-01), Chung
patent: 2003/0200407 (2003-10-01), Osaka et al.
patent: 2003/0217225 (2003-11-01), Jang et al.
patent: 2003/0218933 (2003-11-01), Schneider et al.
patent: 2004/0008069 (2004-01-01), Welker et al.
patent: 2004/0056697 (2004-03-01), Partsch et al.
patent: 2004/0190353 (2004-09-01), Kim et al.
patent: 2004/0213073 (2004-10-01), Yoon et al.
patent: 2004/0218424 (2004-11-01), Kwean
patent: 2004/0264290 (2004-12-01), Shin
patent: 2004/0268016 (2004-12-01), Lee et al.
patent: 2004/0268028 (2004-12-01), Lee
patent: 2005/0010834 (2005-01-01), Chu
patent: 2005/0024984 (2005-02-01), Lee et al.
patent: 2005/0276146 (2005-12-01), Ha et al.
patent: 2006/0077730 (2006-04-01), Jakobs et al.
patent: 2006/0092721 (2006-05-01), Lee
patent: 2006/0114742 (2006-06-01), Salmon et al.
patent: 2006/0140021 (2006-06-01), Ha et al.
patent: 10 2005 019 041 (2006-11-01), None
Allan, Graham, “The Love/Hate Relationship with DDR SDRAM Controllers—Love the Cheap Memory, Hate the Complex Controller.” D&R Headline News. Copyright 2006. 4 pages.
“Flash Memory.” Wikipedia, the free encyclopedia. Last modified Aug. 26, 2006. 5 pages.
“Wear Levelling.” Wikipedia, the free encyclopedia. Last modified Aug. 13, 2006. 1 page.
“Double Data Rate (DDR) SDRAM Specification.” JEDEC Standard. JESD79C (Revision of JESD79B). JEDEC Solid State Technology Association, Mar. 2003. 82 pgs.
PCT/US2007/000561 Written Opinon and Search Report mailed on Jun. 4, 2009. 8 pages.
Behiel Arthur J.
Rambus Inc.
Silicon Edge Law Group LLP
Yoha Connie C
LandOfFree
Memory systems and methods for dynamically phase adjusting a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory systems and methods for dynamically phase adjusting a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory systems and methods for dynamically phase adjusting a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2656693