Memory system performing fast access to a memory location by omi

Details Memory system performing fast access to a memory location by omi Memory system performing fast access to a memory location by omi

1998-11-10

2000-11-28

Yoo, Do Hyun

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

For multiple memory modules

711105, 711119, 711154, 711155, 36523003, G06F 1202

Patent

active

061548073

ABSTRACT:
A data processing system including a processor LSI and a DRAM divided into banks, for increasing a ratio of using a fast operation mode for omitting transfer of a row address to the DRAM and for minimizing the amount of logics external to the processor LSI. The processor LSI includes row address registers for holding recent row addresses corresponding to the banks. The contents of the row address registers are compared with an accessed address by a comparator to check for each bank whether the fast operation mode is possible. As long as the row address does not change in each bank, the fast operation mode can be used, thus making it possible to speed up operations, for example in block copy processing.

REFERENCES:
patent: 4825358 (1989-04-01), Letwin
patent: 5187792 (1993-02-01), Dayan et al.
patent: 5193161 (1993-03-01), Bealkowski et al.
patent: 5329629 (1994-07-01), Horst et al.
patent: 5430686 (1995-07-01), Tokami et al.
patent: 5491808 (1996-02-01), Geist Jr.
patent: 5873122 (1999-02-01), Nishii et al.
"Performance analysis for a cache system with different DRAM" by N. Mekhiel et al, Electrical and Computer Engineering, 1993 Conference IEEE, 1993.
"A 50-ns 16 Mb DRAM with a 10-ns Data Rate and On-chip ECC" by H. Kalter et al IEEE Journal of Solid-State Circuits vol. 25, No. 5 pp. 1113-1128, Oct. 1990.
"Implementation of a sub-10 ns serial access mode to a standard"by Y. Watanabe et al, Custom Integrated Circuits, 1993 Conference IEEE, 1991.
Hitachi IC Memory Data Book 3, Sep. 1992.
"Hot Chips IV", by G. Langdon, Stanford University pp. 4.2.2-4.2.12, Aug. 1992.
HM 5241605 131072-Word X 16-bit X 2-bank Synchronous Dynamic RAM, Hitachi Semiconductor pp. 1-6, 36-39, Feb. 20, 1994.

Affiliated with

Also associated with

Rating

Memory system performing fast access to a memory location by omi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system performing fast access to a memory location by omi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system performing fast access to a memory location by omi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1735776