Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-06-27
2009-11-10
Peugh, Brian R (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S118000, C711S005000, C711S157000, C711S173000
Reexamination Certificate
active
07617367
ABSTRACT:
A memory system including a first memory subsystem having a buffer device with a first port and a second port, one or more memory devices coupled to the buffer device via the second port, and a first two-on-one link for coupling to a memory controller for providing communication between the buffer device and the memory controller. The first two-on-one link is coupled to the first port of the buffer device. The first memory subsystem is configured to transfer data between at least one memory device of the one or more memory devices and the memory controller via the buffer device. The first two-on-one link includes up to two transceivers connected to a single link, with at least one of the up to two transceivers consisting of any one of two or more transmitters for transmitting signals or two or more receivers for receiving signals.
REFERENCES:
patent: 5513135 (1996-04-01), Dell et al.
patent: 5864659 (1999-01-01), Kini
patent: 6047346 (2000-04-01), Lau et al.
patent: 6304937 (2001-10-01), Farmwald et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6378020 (2002-04-01), Farmwald et al.
patent: 6502131 (2002-12-01), Vaid et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6526469 (2003-02-01), Drehmel et al.
patent: 6557069 (2003-04-01), Drehmel et al.
patent: 6718362 (2004-04-01), Beadle et al.
patent: 6859066 (2005-02-01), Rahman et al.
patent: 2004/0111657 (2004-06-01), Choi
patent: 2004/0120630 (2004-06-01), Abrams et al.
patent: 2004/0225830 (2004-11-01), DeLano
patent: 2005/0108187 (2005-05-01), Fujibayashi
patent: 1076335 (1989-03-01), None
patent: 3252831 (1991-11-01), None
patent: 9327080 (1997-12-01), None
Tucker, S.G., “The IBM 3090 system: An overview”, IBM Systems Journal, vol. 25, No. 1, 1986, pp. 4-19.
Curran, B.W., et al., IBM Enterprise System/9000 Type 9121 system controller and memory subsystem design, IBM J. Res. Develop., vol. 35, No. 3, May 1991, pp. 357-366.
Goettling, G, et al, “S/390 Parallel Enterprise Server Generation 3: A balanced system and cache structure”, IBM J. Res. Develop. vol. 41, No. 4/5, Jul./Sep. 1997, pp. 405-428.
U.S. Appl. No. 11/426,643, filed Jun. 27, 2006.
Micron Technology, Inc., 240-Pin 4 GB DDR2 SDRAM FBDIMM, Apr. 2006, pp. 1-35.
Campbell John E.
Gower Kevin C.
Cantor & Colburn LLP
International Business Machines - Corporation
Peugh Brian R
Wang Victor W
LandOfFree
Memory system including a two-on-one link memory subsystem... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system including a two-on-one link memory subsystem..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system including a two-on-one link memory subsystem... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4104117