Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Patent
1999-01-29
2000-03-28
Auve, Glenn A.
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
711170, G06F 1300
Patent
active
060444266
ABSTRACT:
A memory system having a plurality of memory devices, each having at least one memory array which includes a plurality of memory cells. The memory system comprises a bus, a controller, a first memory device, and a second memory device. The bus includes a plurality of sisal lines coupled to the plurality of memory devices. The bus provides a transaction request including identification information generated by the controller, to the plurality of memory devices. The first and second memory device each include a programmable register, interface circuitry, and comparison circuitry. The interface circuitry of each memory device may store a memory identification value to identify each memory device on the bus. The interface circuitry of each memory device is coupled to the bus to receive a transaction request. The comparison circuitry of each memory device is coupled to the programmable register and the interface circuitry to determine whether the identification information in the transaction request corresponds to the memory identification value wherein when the identification information corresponds to a memory identification value, that memory device responds to the transaction request.
REFERENCES:
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4183095 (1980-01-01), Ward
patent: 4205373 (1980-05-01), Shah et al.
patent: 4286321 (1981-08-01), Baker et al.
patent: 4315308 (1982-02-01), Jackson
patent: 4360870 (1982-11-01), McVey
patent: 4375665 (1983-03-01), Schmidt
patent: 4445204 (1984-04-01), Nishiguchi
patent: 4470114 (1984-09-01), Gerhold
patent: 4480307 (1984-10-01), Budde et al.
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4493021 (1985-01-01), Agrawal et al.
patent: 4519034 (1985-05-01), Smith et al.
patent: 4570220 (1986-02-01), Tetrick et al.
patent: 4571672 (1986-02-01), Hatada et al.
patent: 4649511 (1987-03-01), Gdula
patent: 4727475 (1988-02-01), Kiremidjian
patent: 4734880 (1988-03-01), Collins
patent: 4785394 (1988-11-01), Fischer
patent: 4811202 (1989-03-01), Schabowski
patent: 4821226 (1989-04-01), Christopher et al.
patent: 4845664 (1989-07-01), Aichelmann, Jr. et al.
patent: 4858112 (1989-08-01), Puerzer et al.
patent: 4882712 (1989-11-01), Ohno et al.
patent: 4891791 (1990-01-01), Iijima
patent: 4916670 (1990-04-01), Suzuki et al.
patent: 4928265 (1990-05-01), Beighe et al.
patent: 4937733 (1990-06-01), Gillett, Jr. et al.
patent: 4937734 (1990-06-01), Bechtolsheim
patent: 4947484 (1990-08-01), Twitty et al.
patent: 4951251 (1990-08-01), Yamaguchi et al.
patent: 4953128 (1990-08-01), Kawai et al.
patent: 4975872 (1990-12-01), Zaiki
patent: 4982400 (1991-01-01), Ebersole
patent: 5016226 (1991-05-01), Hiwada et al.
patent: 5018111 (1991-05-01), Madland
patent: 5040153 (1991-08-01), Fung et al.
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5107465 (1992-04-01), Fung et al.
patent: 5121382 (1992-06-01), Yang et al.
patent: 5140688 (1992-08-01), White et al.
patent: 5193149 (1993-03-01), Awiszio et al.
patent: 5206833 (1993-04-01), Lee
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5371892 (1994-12-01), Petersen et al.
patent: 5390149 (1995-02-01), Vogley et al.
E.H. Frank "The SBUS: Sun's High Performance System Bus for RISC Workstations" Sun Microsystems Inc. 1990.
T.L. Jeremiah et. al., "Synchronous Packet Switching Memory and I/O Channel," IBM Tech. Disc. Bul,. vol. 24, No. 10, pp. 4986-4987 (Mar. 1982).
L. R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. 18 No. 5, pp. 562-567 (Oct. 1983).
A. Yuen et. al., "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol. 24, No. 1, pp. 57-61 (Feb. 1989).
D.T. Wong et. al., "An 11-ns 8K.times.18 CMOS Static RAM with 0.5-.mu.m Devices", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988).
T. Williams et. al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988).
D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, No.1622, pp. 1243-1244 (Dec. 1987).
F. Miller et. al., "High Frequency System Operation Using Synchronous SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; Sep. 15-17, 1987.
K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986).
K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990).
F. Towler et. al., "A 128k 6.5ns Access/5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989).
M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", IEEE Custom Integrated Circuits Conference.
D. Wendell et. al. "A 3.5ns, 2K.times.9 Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb. 1990).
Farmwald Michael
Horowitz Mark
Auve Glenn A.
Rambus Inc.
Steinberg Neil A.
LandOfFree
Memory system having memory devices each including a programmabl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system having memory devices each including a programmabl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system having memory devices each including a programmabl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1335378