Memory system having fast and slow data reading mechanisms

Details Memory system having fast and slow data reading mechanisms Memory system having fast and slow data reading mechanisms

2007-08-21

2007-08-21

Dinh, Son (Department: 2824)

Static information storage and retrieval

Read/write circuit

Including signal comparison

C365S189050, C365S194000, C365S195000

Reexamination Certificate

active

11442605

ABSTRACT:
A memory for storing data comprising a fast data reading mechanism operable to sense one or more signal values dependent upon a data value stored in said memory so as to generate a first signal transition indicative of said data value and used to generate a fast read result that is output from said memory for further processing; a slow data reading mechanism operable to sense said one or more signal values dependent upon said data value so as to generate a second signal transition indicative of said data value and used to generate a slow read result available after said fast read result, said slow read result being less prone to error than said fast read result; a comparator operable to compare said fast read result and said slow read result and to generate an error signal if said fast read result does not match said slow read result; and a timing checker coupled to said fast data reading mechanism and operable to detect that said first signal transition was generated within a predetermined time and generate an appropriate timing error signal.

REFERENCES:
patent: 3893070 (1975-07-01), Bossen et al.
patent: 3905023 (1975-09-01), Perpiglia
patent: 4339657 (1982-07-01), Larson et al.
patent: 4669092 (1987-05-01), Sari et al.
patent: 4756005 (1988-07-01), Shedd
patent: 5043990 (1991-08-01), Doi et al.
patent: 5276690 (1994-01-01), Lee et al.
patent: 5291496 (1994-03-01), Andaleon et al.
patent: 5313625 (1994-05-01), Hess et al.
patent: 5321705 (1994-06-01), Gould et al.
patent: 5426746 (1995-06-01), Sekiguchi
patent: 5455536 (1995-10-01), Kono et al.
patent: 5504859 (1996-04-01), Gustafson et al.
patent: 5528637 (1996-06-01), Sevenhans et al.
patent: 5553232 (1996-09-01), Wilhite et al.
patent: 5572662 (1996-11-01), Ohta et al.
patent: 5737369 (1998-04-01), Retzer
patent: 5859551 (1999-01-01), Ohishi et al.
patent: 5870446 (1999-02-01), McMahan et al.
patent: 5914903 (1999-06-01), Kanma et al.
patent: 6067256 (2000-05-01), Yamashita et al.
patent: 6114880 (2000-09-01), Buer et al.
patent: 6173423 (2001-01-01), Autechaud et al.
patent: 6222660 (2001-04-01), Traa
patent: 6523201 (2003-02-01), De Michele
patent: 6693985 (2004-02-01), Li et al.
patent: 6741110 (2004-05-01), Roisen
patent: 6772388 (2004-08-01), Cooper et al.
patent: 6799292 (2004-09-01), Takeoka et al.
patent: 6834367 (2004-12-01), Bonneau et al.
patent: 6907553 (2005-06-01), Popplewell et al.
patent: 6944468 (2005-09-01), Okumura
patent: 6958627 (2005-10-01), Singh et al.
patent: 6977910 (2005-12-01), Hosur et al.
patent: 7010074 (2006-03-01), Nakamura
patent: 7046056 (2006-05-01), Kizer et al.
patent: 7085993 (2006-08-01), Goodnow et al.
patent: 7096137 (2006-08-01), Shipton et al.
patent: 7116744 (2006-10-01), Saze et al.
patent: 7142623 (2006-11-01), Sorna
patent: 2001-175542 (2001-06-01), None
patent: 2004/084072 (2004-09-01), None
N. Kanekawa et al, “Fault Detection and Recovery Coverage Improvement by Clock Synchronized Suplicated Systems with Optimal Time Diversity”Fault-Tolerant Computing, Jun. 1998, pp. 196-200.

Affiliated with

Also associated with

Rating

Memory system having fast and slow data reading mechanisms does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system having fast and slow data reading mechanisms, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system having fast and slow data reading mechanisms will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3866247