Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-09-13
2005-09-13
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S118000, C711S205000, C711S207000
Reexamination Certificate
active
06944720
ABSTRACT:
A memory system is provided for storing multiple data types. The memory system includes a main memory, a local cache, and a translation unit. The local cache has multiple entries, each of which includes a data field to store data and a status field to indicate a storage state for the stored data. The translation unit includes a translation lookaside buffer (TLB) and a status-cache (STC). The TLB stores address translations for data in the main memory, and the STC stores storage states for data indicated by the address translations.
REFERENCES:
patent: 4612612 (1986-09-01), Woffinden et al.
patent: 4654790 (1987-03-01), Woffinden
patent: 4910656 (1990-03-01), Scales, III et al.
patent: 5371849 (1994-12-01), Peaslee et al.
patent: 5428761 (1995-06-01), Herlihy et al.
patent: 5696927 (1997-12-01), MacDonald et al.
patent: 5729669 (1998-03-01), Appleton
patent: 5808618 (1998-09-01), Kawano et al.
patent: 5809273 (1998-09-01), Favor et al.
patent: 5812150 (1998-09-01), Lum
patent: 5819017 (1998-10-01), Akeley et al.
patent: 5864859 (1999-01-01), Franaszek
patent: 5870095 (1999-02-01), Albaugh et al.
patent: 5875454 (1999-02-01), Craft et al.
patent: 5915262 (1999-06-01), Bridgers et al.
patent: 6014728 (2000-01-01), Baror
patent: 6041396 (2000-03-01), Widigen
patent: 6104837 (2000-08-01), Walker
patent: 6188394 (2001-02-01), Morein et al.
patent: 6240419 (2001-05-01), Franaszek
patent: 6253287 (2001-06-01), Green
patent: 6348919 (2002-02-01), Murphy
patent: 6373482 (2002-04-01), Migdel et al.
patent: 6407741 (2002-06-01), Morein et al.
patent: 6581131 (2003-06-01), Vondran, Jr.
patent: 1 074 945 (2001-02-01), None
patent: PCT/US01/20114 (2001-06-01), None
Graphics, ATi Radeon256 Preview, Have A Home Project, May 17, 2000, 3 pages.
Graphics, ATi Radeon256 Preview, Have Someone Else Do Your Home Project—Introduction, May 17, 2000, 3 pages.
Graphics, ATi Radeon256 Preview, Have Someone Else Do Your Home Project—Lessons Learned, May 17, 2000, 3 pages.
Cohen Ehud
Malka Gabi
Orenstein Doron
Peled Guy
Sperber Zeev
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Thai Tuan V.
LandOfFree
Memory system for multiple data types does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system for multiple data types, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system for multiple data types will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3370374