Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2007-05-22
2007-05-22
Lam, David (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S233100, C365S233500
Reexamination Certificate
active
10735250
ABSTRACT:
A memory system comprising a semiconductor memory for storing digital data, said memory being connectable to a control device in order to receive an address signal and to make data selected through the output-available address signal. The system is characterised in that it comprises a generating circuit for activating a wait signal to be forwarded to the control device during reading operations in such a way as to indicate the non-availability of the data to be read. The generating circuit is such to deactivate the wait signal, in such a way as to indicate the availability of the data to be read, following a waiting time interval correlated with an effective access time for said memory.
REFERENCES:
patent: 5822244 (1998-10-01), Hansen et al.
patent: 5978891 (1999-11-01), Takeda
patent: 6169423 (2001-01-01), Campardo et al.
patent: 6237104 (2001-05-01), Micheloni et al.
patent: 6385078 (2002-05-01), Jeon
patent: 6748464 (2004-06-01), Mori et al.
Micheloni Rino
Ravasio Roberto
Graybeal Jackson Haley LLP
Han J. Mark
Jorgenson Lisa K.
Lam David
STMicroelectronics S.r.l.
LandOfFree
Memory system comprising a semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system comprising a semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system comprising a semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3809211