Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-02-27
2007-02-27
Lamarre, Guy J. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S795000, C714S796000, C714S792000, C375S262000, C375S341000, C375S365000
Reexamination Certificate
active
10377860
ABSTRACT:
Systems and modules for use in trellis-based decoding of encoded sets of data bits. A memory system has multiple arrays for storing an index for each one of multiple states. With each array element being associated with a state through which a decoding path may pass through, the contents of each array element is an index which points to an immediately preceding state. This immediately preceding state is represented by another array element in another array. Each array is populated with array element entries as encoded data set are received by a separate decoder which generates the indices. For every given number of arrays in a group, a trace-back process traces back the path followed by an encoding procedure for encoding the encoded set. By tracing back this path through the various arrays, the original unencoded set of data bits can be found.
REFERENCES:
patent: 4606027 (1986-08-01), Otani
patent: 4614933 (1986-09-01), Yamashita et al.
patent: 5329537 (1994-07-01), Alard et al.
patent: 5418795 (1995-05-01), Itakura et al.
patent: 5596604 (1997-01-01), Cioffi et al.
patent: 5802115 (1998-09-01), Meyer
patent: 6868521 (2005-03-01), Cohen
patent: 2002/0031195 (2002-03-01), Honary
patent: 0543554 (1993-05-01), None
patent: 0553050 (1993-07-01), None
patent: 0762659 (1997-03-01), None
patent: 0762659 (1997-03-01), None
patent: WO02/21699 (2002-03-01), None
patent: WO02/021699 (2002-03-01), None
PCT Communication Relating To The Results Of The Partial International Search for Application No. PCT/CA2004/000282.
E. Paaske et al.,An area-efficient path memory structure for VLSI implementation of high speed Viterbi decoders, 8220 Integration, The VLSI Journal, Nov. 1991, No. 1, pp. 79-91, Amsterdam, NL.
G. Fettweis et al.,Feedforward Architectures for Parallel Viterbi Decoding, Journal of VLSI Signal Processing, 3, pp. 105-119 (1991).
Proakis, John G., Chapter 8—Block and Convolutional Channel Codes, Digital Communications, Third Edition, pp. 483-500, McGraw-Hill, Inc.
Berkeley Law & Technology Group LLP.
Lamarre Guy J.
LandOfFree
Memory system and method for use in trellis-based decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system and method for use in trellis-based decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system and method for use in trellis-based decoding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3873347