Memory system and device with serialized data transfer

Details Memory system and device with serialized data transfer Memory system and device with serialized data transfer

2011-04-12

2011-04-12

Shin, Christopher B (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C710S074000, C711S155000, C365S221000

Reexamination Certificate

active

07925808

ABSTRACT:
A memory system with serialized data transfer. The memory system includes within a memory controller and a plurality of memory devices. The memory controller receives a plurality of write data values from a host and outputs the write data values as respective serial streams of bits. Each of the memory devices receives at least one of the serial streams of bits from the memory controller and converts the serial stream of bits to a set of parallel bits for storage.

REFERENCES:
patent: 4369511 (1983-01-01), Kimura et al.
patent: 4543644 (1985-09-01), Kozima
patent: 4745577 (1988-05-01), Ogawa
patent: 5091907 (1992-02-01), Wettengel
patent: 5216633 (1993-06-01), Weon
patent: 5243703 (1993-09-01), Farmwald
patent: 5315560 (1994-05-01), Nishimoto et al.
patent: 5499385 (1996-03-01), Farmwald
patent: 5715407 (1998-02-01), Barth
patent: 5729711 (1998-03-01), Okamoto
patent: 5764963 (1998-06-01), Ware
patent: 5765020 (1998-06-01), Barth
patent: 5806070 (1998-09-01), Norman et al.
patent: 5813043 (1998-09-01), Iles et al.
patent: 5872996 (1999-02-01), Barth
patent: 5896545 (1999-04-01), Barth
patent: 6122189 (2000-09-01), Batra
patent: 6151239 (2000-11-01), Batra
patent: 6266737 (2001-07-01), Ware
patent: 6347354 (2002-02-01), Abhyankar
patent: 6401167 (2002-06-01), Barth
patent: 6578126 (2003-06-01), MacLellan
patent: 6757789 (2004-06-01), Abhyankar
patent: 6801459 (2004-10-01), Riesenman et al.
patent: 6826663 (2004-11-01), Perego et al.
patent: 6952367 (2005-10-01), Riesenman et al.
patent: 6957307 (2005-10-01), Riesenman et al.
patent: 7143329 (2006-11-01), Trimberger et al.
patent: 7165177 (2007-01-01), Gilbert et al.
patent: 7171528 (2007-01-01), Evans et al.
patent: 7216187 (2007-05-01), Perego et al.
patent: 7313639 (2007-12-01), Perego
patent: 2003/0159039 (2003-08-01), Gilbert
patent: 2003/0179605 (2003-09-01), Riesenman
patent: 2003/0182519 (2003-09-01), Riesenman
patent: 2004/0093471 (2004-05-01), Riesenman
patent: 2007/0073926 (2007-03-01), Perego et al.
patent: 0604309 (1994-06-01), None
patent: 0883066 (1998-12-01), None
patent: 03-122492 (1991-12-01), None
patent: 07-121351 (1995-05-01), None
patent: WO0215020 (2002-02-01), None
Response to Office Action dated Feb. 2, 2010, Chinese Patent Application No. 200810098473.4 filed Jan. 13, 2004.
Office Action dated Feb. 23, 2010, Japan Patent Office, Japanese Patent Application No. 2006-500933 filed Jan. 13, 2004.
English Translation of the Abstract of European Patent Publication No. EP0604309 dated Jun. 29, 1994.
Rambus Inc., “8/9-Mbit (1Mx8/9) & 16/18Mbit (2Mx8/9) RDRAM—Preliminary Information,” Rambus Inc. Data Sheet, Mar. 1, 1996, 30 pages.
“A Logical Overview of Direct Rambus Architecture,” Rambus, Inc., Mar. 1998, 150 pages.
Rambus Inc., “16/18Mbit (2Mx8/9) & 64/72 Mbit (8Mx8/9) Concurrent RDRAM—Advance Information,” Rambus Inc. Data Sheet, Jul. 1996, 61 pages.
“AMD-751 System Controller Data Sheeet”, AMD, Mar. 2000.
“AMD-762 System Controller Data Sheet”, AMD, Dec. 2001.
“FCRAM I IP CORE”, Lattice Semiconductor Corporation, Nov. 2004.
“Virtex Synthesizable High Performance SDRAM Controller”, XILINX, XAPP 134, Version 2.1, Sep. 10, 1999.
Notification of First Office Action, The Patent Office of the People's Republic of China, Application No. 200480003983.9 filed on Jan. 13, 2004, Jun. 4, 2007.
Final Office Action, United States Patent & Trademark Office, U.S. Appl. No. 11/549,841, filed Oct. 16, 2006, Jul. 11, 2008.
Response to Final Office Action, U.S. Appl. No. 11/549,841, filed Oct. 16, 2006, Aug. 26, 2008.
Notification of Second Office Action, The Patent Office of the People's Republic of China, Application No. 200480003983.9 filed on Jan. 13, 2004, Aug. 15, 2008.
Response to Japanese Office Action filed Aug. 23, 2010, Japan Patent Office, Japanese Patent Application No. 2006-500933, filed Jan. 13, 2004.
English Translation of Response to Japanese Office Action filed Aug. 23, 2010, Japan Patent Office, Japanese Patent Application No. 2006-500933, filed Jan. 13, 2004.
Notice of Allowance and Fee(s) Due, United States Patent & Trademark Office, U.S. Appl. No. 11/549,841, filed Oct. 16, 2006, Sep. 22, 2008.
Response to Chinese Office Action filed Jan. 5, 2011, State Intellectual Property Office, Chinese Patent Application No. 200810098473.4 filed Jan. 13, 2004.
Chinese Office Action dated Nov. 8, 2010, State Intellectual Property Office, Chinese Patent Application No. 200810098473.4 filed Jan. 13, 2004.

Affiliated with

Also associated with

Rating

Memory system and device with serialized data transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system and device with serialized data transfer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system and device with serialized data transfer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2727177