Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-10-10
1999-04-06
Coleman, Eric
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711169, G06F 1300
Patent
active
058929819
ABSTRACT:
This disclosure provides a memory system and device for synchronizing response across multiple memory devices, whether arranged serially upon a single data bus, in parallel across multiple data busses, or both. A memory controller periodically configures the system by separately placing each memory chip into a configuration mode. While in this mode, the chip is polled by the controller along the corresponding data bus, and the chip responds with a reply. The controller uses this reply to compute elapsed time between polling and the reply. Using all of the chips, the controller determines the maximum response time, in terms of elapsed clock cycles. Based on this maximum time, and the individual response times for each chip, the controller then programs each chip with a number which defines chip-based delay for responses to data read operations. In this manner, successive data reads can be performed on successive clock cycles without awaiting prior completion of earlier data reads. In addition, in a multiple data bus system, the controller is not delayed by having to wait for all simultaneous data reads across a wide bus. The disclosure provides a memory system for dealing with response skew over integer clock cycles and can be used with other systems for synchronizing clock cycle phase across multiple memory devices, for example, as set forth by U.S. Pat. No. 4,998,262.
REFERENCES:
patent: 4604717 (1986-08-01), Kaplan
patent: 4998262 (1991-03-01), Wiggers
patent: 5131084 (1992-07-01), Kassashima et al.
patent: 5237674 (1993-08-01), Mohme
patent: 5282421 (1994-02-01), Marsh
patent: 5359722 (1994-10-01), Chan
patent: 5361277 (1994-11-01), Grover
patent: 5408506 (1995-04-01), Mincher et al.
patent: 5452228 (1995-09-01), Arakawa
patent: 5561825 (1996-10-01), Yamagami
patent: 5646904 (1997-07-01), Ohno
Coleman Eric
Hewlett--Packard Company
Schuyler Marc P.
LandOfFree
Memory system and device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system and device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system and device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1380481