Memory system

Details Memory system Memory system

2007-08-14

2007-08-14

Cao, Chun (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C711S167000, C365S233100

Reexamination Certificate

active

10294594

ABSTRACT:
A clock is located at a position close to a plurality of memory modules connected to a memory controller and located away from the controller, and wiring is carried out so that read access is preferential for transmission of read data. With respect to write data, a delay amount corresponding to a round-trip propagation delay time to each of the modules is measured and writing of the write data is carried out while maintaining a known time relationship between the clock and data. To measure round-trip reflection, lines are wired between the modules and a location detection circuit in a 1:1 relationship, and the circuit measures a time taken from a signal output time of a driver having the same impedance as that of the wired lines to a reflected-wave reception time of a hysteresis receiver.

REFERENCES:
patent: 3786418 (1974-01-01), Nick
patent: 5638402 (1997-06-01), Osaka et al.
patent: 5646904 (1997-07-01), Ohno et al.
patent: 5663661 (1997-09-01), Dillon et al.
patent: 5805030 (1998-09-01), Dhuey et al.
patent: 5867432 (1999-02-01), Toda
patent: 5987576 (1999-11-01), Johnson et al.
patent: 6075393 (2000-06-01), Tomita et al.
patent: 6111812 (2000-08-01), Gans et al.
patent: 6115318 (2000-09-01), Keeth
patent: 6125419 (2000-09-01), Umemura et al.
patent: 6154821 (2000-11-01), Barth et al.
patent: 6600790 (2003-07-01), Umemura et al.
patent: 64-68672 (1989-03-01), None
patent: 7-73118 (1995-03-01), None
patent: 7-141079 (1995-06-01), None
patent: A-H7-141079 (1995-06-01), None
patent: 8-123717 (1996-05-01), None
patent: A-H8-123717 (1996-05-01), None
patent: 10-112182 (1998-04-01), None
patent: 10-133794 (1998-05-01), None
patent: A-H10-133794 (1998-05-01), None
patent: 10-224204 (1998-08-01), None
patent: 11-39869 (1999-02-01), None
patent: A-H11-39869 (1999-02-01), None
patent: 11-85612 (1999-03-01), None
patent: WO99/48260 (1999-09-01), None
“Ramlink” SyncLink Proposal for IEEE P1596.4, H. Wiggers, Mar. 23, 1995, Hewlett Packard, pp. 1-20.
“High Performance Memories” New Architecture DRAMs and SRAMs—evolution and function, B. Prince, John Wiley & Sons,pp. 204-208.

Affiliated with

Also associated with

Rating

Memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3831149