Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1996-08-23
1999-09-28
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
G06F 1210
Patent
active
059604646
ABSTRACT:
A method and apparatus employing a memory management system that can be used with applications requiring a large contiguous block of memory, such as video decompression techniques (e.g., MPEG 2 decoding). The system operates with a computer and the computer's operating system to request and employ approximately 500 4-kilobyte pages in two or more noncontiguous blocks of the main memory to construct a contiguous 2-megabyte block of memory. The system can employ, on a single chip, a direct memory access engine, a microcontroller, a small block of optional memory, and a video decoder circuit. The microcontroller retains the blocks of multiple pages of the main memory, and the page descriptors of these blocks, so as to lock down these blocks of memory and prohibit the operating system or other applications from using them. The microcontroller requests the page descriptors for each of the blocks, and programs a lookup table or memory mapping system in the on-chip memory to form a contiguous block of memory. As a result, the video decoder circuit can perform operations on a 2-megabyte contiguous block of memory, where the microcontroller employs the lookup table to translate each 2-megabyte contiguous address requested by the video decoder circuit to its appropriate page in the main memory. As soon as the video decoding operations are complete, the microcontroller releases the blocks of multiple pages of memory back for use by the computer.
REFERENCES:
patent: 5263142 (1993-11-01), Watkins et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5459519 (1995-10-01), Scalise et al.
Bheda, H. and P. Srinivasan, "A High-Performance Cross-Platform MPEG Decoder," Digital Video Compression on Personal Computers: Algorithms and Technologies, vol. 2187, Feb. 7-8, 1994, pp. 241,248.
Bursky, D., "Highly Integrated Controller Eases MPEG-1 Adoption," Electronic Design, vol. 43, No. 17, Aug. 21, 1995, pp. 141-142.
Galbi, D. et al., "An MPEG-1 Audio/Video Decoder With Run-Length Compressed Antialiased Video Overlays," 1995 IEEE International Solid-State Circuits Conference, pp. 286-287, 381.
Maturi, G., "Single Chip MPEG Audio Decoder," IEEE Transactions on Consumer Electronics, vol. 38, No. 3, Aug. 1992, pp. 348-356.
Butler, B. and T. Mace, "The Great Leap Forward," PC Magazine, Oct. 11, 1994, pp. 241-244, 246, 248, 250, 253-254, 256, 260-261, 264, 266-268, 273-275, 278.
Doquilo, J., "Symmetric Multiprocessing Servers: Scaling the Performance Wall," Infoworld, Mar. 27, 1995, pp. 82-85, 88-92.
Video Electronics Standards Association, "VESA Unified Memory Architecture Hardware Specifications Proposal," Version: 1.0p, Oct. 31, 1995, 1995, pp. 1-38.
Video Electronics Standards Association, "VESA Unified Memory Architecture VESA BIOS Extensions (VUMA-SBE) Proposal," Version: 1.0p, Nov. 1, 1995, pp. 1-26.
Giorgis, T., "SMP Network Operating Systems," Computer Dealer News, Aug. 8, 1996, pp. 42, 43.
King, A., Inside Windows 95, Microsoft Press, Redmond, Washington, 1994, pp. 85-90.
"MPEG Video Overview," SGS-Thomson Microelectronics Technical Note, Apr. 1992, pp. 1-4.
Carlson David V.
Chan Eddie P.
Ellis Kevin L
Galanthay Theodore E.
Jorgenson Lisa K.
LandOfFree
Memory sharing architecture for a decoding in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory sharing architecture for a decoding in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory sharing architecture for a decoding in a computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-716374