Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output access regulation
Reexamination Certificate
2004-11-12
2009-10-20
Chen, Alan (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output access regulation
C710S015000, C710S029000, C710S052000, C710S062000
Reexamination Certificate
active
07606951
ABSTRACT:
In a system in which individual memory banks may be under individual power control, a subsequent need for a memory bank that is currently in a low power state may be anticipated, so that the memory bank may be powered up in advance of when it is needed, to reduce or eliminate delays caused by waiting for the memory bank to power up and become operational. The anticipation may be based on accessing a predetermined location in another memory bank.
REFERENCES:
patent: 5835435 (1998-11-01), Bogin et al.
patent: 6119195 (2000-09-01), Ellis et al.
patent: 6141283 (2000-10-01), Bogin et al.
patent: 6519290 (2003-02-01), Green
patent: 6523081 (2003-02-01), Karlsson et al.
patent: 6549958 (2003-04-01), Kuba
patent: 6732218 (2004-05-01), Overtoom et al.
patent: 6742097 (2004-05-01), Woo et al.
patent: 6795872 (2004-09-01), Page et al.
patent: 6820166 (2004-11-01), Kitagawa
patent: 6907492 (2005-06-01), Matsuda et al.
patent: 6912651 (2005-06-01), Hamdi et al.
patent: 6993618 (2006-01-01), Chen et al.
patent: 7000057 (2006-02-01), Novell et al.
patent: 7024501 (2006-04-01), Wright
patent: 7028109 (2006-04-01), Saito et al.
patent: 7028111 (2006-04-01), Chang et al.
patent: 7028200 (2006-04-01), Ma
patent: 7073010 (2006-07-01), Chen et al.
patent: 7165165 (2007-01-01), Woodbridge et al.
patent: 2003/0061431 (2003-03-01), Mears et al.
patent: 2004/0030742 (2004-02-01), Kitagawa
patent: 2004/0186926 (2004-09-01), Rapaich
patent: 2005/0044286 (2005-02-01), Lim et al.
patent: 2005/0091437 (2005-04-01), Yang et al.
patent: 2005/0249143 (2005-11-01), Tee et al.
patent: 2006/0059289 (2006-03-01), Ng et al.
patent: 2006/0106962 (2006-05-01), Woodbridge
patent: 2002-116853 (2002-01-01), None
Woodbridge et al., US Patent Application, Anticipatory Power Control of Memory, Filed on Mar. 16, 2004, Serial No. 802,420.
Universal Bus Specification, 2000, Compaq, Hewlett Packard, Intel Corp., Lucent Technologies, Microsoft Corp., NEC Corp., Koninklijke Philips Electronics.
Woodbridge et al., US Patent Application, “USB On-The-Go Implementation”, filed on Nov. 17, 2004, U.S. Appl. No. 10/992,250.
Mueller et al., U.S. Patent Application, “Method for Supporting Multiple Devices on a High Speed Physical Link”, filed Dec. 31, 2003, Serial No. (P18089) filed by Troutman Sanders LLP, pp. 17 total.
On-The-Go Supplement to the USB 2.0 Specification, Revision 1.0a, Jun. 2003, 2003 USB Implementers Forum, Inc., pp. 77 total.
USB On-The-Go IP Core, May 17, 2003, ASICSws Product Overview, pp. 2 total.
Understanding USB On-The-Go designfeature, Nov. 22, 2001, pp. 3 total.
USB OTG peripheral/controller does it in one IC Transdimensions Inc, Oct. 28, 2004, pp. 1 total.
TD243 Three Port, Single Chip USB On-The-Go Host/Peripheral Controller, Mar. 19, 2004, pp. 1-14 Product Brief.
USB On-The-Go presents benefits, challenges to power designers, EETIMES, D&R Industry Articles May 2, 2003, pp. 4 total.
On-The-Go Supplement to the USB 2.0 Specification, Revision 1.0, Dec. 18, 2001.
Interfacing TD243 USB Host/Peripheral/OTG Controller to Intel StrongARM SA1110. Transdimension, Rev. 2.0, Dec. 2003, pp. 19 total.
Blakely , Sokoloff, Taylor & Zafman LLP
Chen Alan
LandOfFree
Memory reuse for multiple endpoints in USB device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory reuse for multiple endpoints in USB device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory reuse for multiple endpoints in USB device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4066383