Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2006-12-26
2006-12-26
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Read/write circuit
Testing
C365S189090, C365S185180
Reexamination Certificate
active
07154794
ABSTRACT:
A system for switching between a read mode and a write mode. The system includes a voltage regulating circuit and a memory array. The voltage regulating circuit includes a voltage input and a control input, wherein the control input regulates the voltage input between at least a first voltage output and a second voltage output. The voltage regulating circuit is in electrical communication with the memory array and supplies the memory array with the first voltage output to correspond to the read mode and the second voltage output to correspond to the write mode.
REFERENCES:
patent: 4683382 (1987-07-01), Sakurai et al.
patent: 5253201 (1993-10-01), Atsumi et al.
patent: 5309399 (1994-05-01), Murotani
patent: 5382843 (1995-01-01), Gucyski
patent: 5388077 (1995-02-01), Sanada
patent: 5471169 (1995-11-01), Dendinger
patent: 5576990 (1996-11-01), Camerlenghi et al.
patent: 5751635 (1998-05-01), Wong et al.
patent: 5757226 (1998-05-01), Yamada et al.
patent: 5818783 (1998-10-01), Kim
patent: 5831302 (1998-11-01), McIntyre
patent: 5835420 (1998-11-01), Lee et al.
patent: 5929696 (1999-07-01), Lim et al.
patent: 6272055 (2001-08-01), Hidaka et al.
patent: 6278639 (2001-08-01), Hosono et al.
patent: 6327198 (2001-12-01), Kato et al.
patent: 6392944 (2002-05-01), Kono
patent: 6424585 (2002-07-01), Ooishi
patent: 6487120 (2002-11-01), Tanzawa et al.
patent: 6493282 (2002-12-01), Iida et al.
patent: 6496439 (2002-12-01), McClure
patent: 6498469 (2002-12-01), Kobayashi
patent: 6535424 (2003-03-01), Le et al.
patent: 6583607 (2003-06-01), Marty et al.
patent: 6605986 (2003-08-01), Tanzawa et al.
patent: 6614706 (2003-09-01), Feurle
patent: 6628554 (2003-09-01), Hidaka
patent: 6650565 (2003-11-01), Ohsawa
patent: 6661728 (2003-12-01), Tomita et al.
patent: 6724671 (2004-04-01), Yumoto
patent: 6788132 (2004-09-01), Lim et al.
patent: 6795365 (2004-09-01), Raad
patent: 2002/0030537 (2002-03-01), Kobayashi et al.
patent: 2002/0030538 (2002-03-01), Morishita
patent: 2002/0053943 (2002-05-01), Yamasaki et al.
patent: 2002/0054532 (2002-05-01), Ooishi et al.
patent: 2002/0171472 (2002-11-01), Lim et al.
patent: 2003/0006832 (2003-01-01), Ikehashi et al.
patent: 2003/0016565 (2003-01-01), Jang et al.
patent: 2003/0151967 (2003-08-01), Nagai et al.
patent: 2004/0179417 (2004-09-01), Lehmann et al.
patent: 2004/0183587 (2004-09-01), Yamahira
Ahne Adam J.
Edelen John G.
Hoang Huan
Lexmark International Inc.
Thompson Hine LLP
LandOfFree
Memory regulator system with test mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory regulator system with test mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory regulator system with test mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3719282