Memory refresh system and method

Details Memory refresh system and method Memory refresh system and method

2011-07-05

2011-07-05

Baderman, Scott T (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C711S106000

Reexamination Certificate

active

07975170

ABSTRACT:
A refresh scheduler is configured to refresh memory cells of a memory device according to a plurality of refresh intervals. The various refresh intervals are determined in response to refresh errors.

REFERENCES:
patent: 4316248 (1982-02-01), Retter
patent: 4493081 (1985-01-01), Schmidt
patent: 4933907 (1990-06-01), Kumanoya et al.
patent: 4935900 (1990-06-01), Ohsawa
patent: 4956820 (1990-09-01), Hashimoto
patent: 4982369 (1991-01-01), Tatematsu
patent: 5406522 (1995-04-01), Hirano
patent: 5446695 (1995-08-01), Douse et al.
patent: 5532968 (1996-07-01), Lee
patent: 5933377 (1999-08-01), Hidaka
patent: 6199139 (2001-03-01), Katayama et al.
patent: 7072233 (2006-07-01), Brede et al.
patent: 7477563 (2009-01-01), Kang et al.
patent: 7543106 (2009-06-01), Choi
patent: 7603512 (2009-10-01), Seo
patent: 2005/0108460 (2005-05-01), David
patent: 2005/0281112 (2005-12-01), Ito et al.
patent: 2006/0044912 (2006-03-01), Kim et al.
patent: 2006/0067150 (2006-03-01), Jain et al.
patent: 2006/0294296 (2006-12-01), Teng
patent: 2007/0022244 (2007-01-01), Kimmery
patent: 2007/0106838 (2007-05-01), Choi

Affiliated with

Also associated with

Rating

Memory refresh system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory refresh system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory refresh system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2732983