Memory protection system for a multi-tasking system

Details Memory protection system for a multi-tasking system Memory protection system for a multi-tasking system

1997-12-16

1999-11-30

Toplu, Lucien U.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711201, 711163, G06F 1214

Patent

active

059957506

ABSTRACT:
A memory protection system in a multi-tasking system for preventing a currently running application from writing data to a memory segment storing data for a second application. The memory protection system transmits m upper address defining a memory segment of the currently running application to the memory from a memory register. The memory protection system detects when a currently running application generates an invalid address and disables the data operation to prevent the corruption of data in a memory segment storing data for the currently running application. The system verifies that the m upper address bits in the memory register after the application is completed are equal to m upper address bits of the memory segment of the completed application.

REFERENCES:
patent: 5440710 (1995-08-01), Richter et al.
patent: 5539899 (1996-07-01), Huynh et al.
patent: 5577219 (1996-11-01), Timko et al.
patent: 5590351 (1996-12-01), Sowadsky
patent: 5680568 (1997-10-01), Sakamura
patent: 5787492 (1998-07-01), Shuma et al.

Affiliated with

Also associated with

Rating

Memory protection system for a multi-tasking system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory protection system for a multi-tasking system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory protection system for a multi-tasking system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1685099