Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2011-07-05
2011-07-05
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S005110
Reexamination Certificate
active
07975169
ABSTRACT:
A method, system, and computer program product for preserving data in a storage subsystem having dual cache and dual nonvolatile storage (NVS) through a failover from a failed cluster to a surviving cluster is provided. A memory preserved indicator is initiated to mark tracks on a cache of the surviving cluster to be preserved, the tracks having an image in an NVS of the failed cluster. A destage operation is performed to destage the marked tracks. Subsequent to a determination that each of the marked tracks have been destaged, the memory preserved indicator is disabled to remove the mark from the tracks. If the surviving cluster reboots previous to each of the marked tracks having been destaged, the cache is verified as a memory preserved cache, the marked tracks are retained for processing while all unmarked tracks are removed, and the marked tracks are processed.
REFERENCES:
patent: 5375227 (1994-12-01), Akatsu et al.
patent: 5448719 (1995-09-01), Schultz et al.
patent: 5771367 (1998-06-01), Beardsley et al.
patent: 6006342 (1999-12-01), Beardsley et al.
patent: 6438661 (2002-08-01), Beardsley et al.
patent: 6502174 (2002-12-01), Beardsley et al.
patent: 6513097 (2003-01-01), Beardsley et al.
patent: 6658542 (2003-12-01), Beardsley et al.
patent: 6792511 (2004-09-01), Hameed
patent: 6988171 (2006-01-01), Beardsley et al.
patent: 7051174 (2006-05-01), Ash et al.
patent: 7100074 (2006-08-01), Watanabe et al.
patent: 7139933 (2006-11-01), Hsu et al.
patent: 7529776 (2009-05-01), Li et al.
patent: 2002/0138695 (2002-09-01), Beardsley et al.
patent: 2003/0070041 (2003-04-01), Beardsley et al.
patent: 2004/0181639 (2004-09-01), Jarvis et al.
patent: 2004/0255181 (2004-12-01), Hsu et al.
patent: 2005/0005188 (2005-01-01), Hsu et al.
patent: 2005/0138318 (2005-06-01), Ash et al.
patent: 2005/0193240 (2005-09-01), Ash et al.
patent: 2005/0193242 (2005-09-01), Ash et al.
patent: 2005/0198446 (2005-09-01), Ash et al.
patent: 2005/0210323 (2005-09-01), Batchelor et al.
patent: 2005/0240809 (2005-10-01), Ash et al.
patent: 2007/0186058 (2007-08-01), Ash et al.
patent: 2007/0220313 (2007-09-01), Katsuragi et al.
patent: 2008/0091973 (2008-04-01), Ash et al.
patent: 2008/0126841 (2008-05-01), Benhanokh et al.
“Longitudinal Redundancy Check.” Wikipedia: The Free Encyclopedia. Wikimedia Foundation, Inc. Mar. 28, 2008. <http://en.wikipedia.org/w/index.php?title=Longitudinal—redundancy—check&oldid=201573119>.
Ash Kevin John
Benhase Michael Thomas
Gupta Lokesh Mohan
Sanchez Alfred Emilio
Todd Kenneth Wayne
Beausoliel Robert
Griffiths & Seaton PLLC
International Business Machines - Corporation
Lottich Joshua P
LandOfFree
Memory preserved cache to prevent data loss does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory preserved cache to prevent data loss, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory preserved cache to prevent data loss will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2683639