Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or...
Patent
1997-12-01
2000-06-13
Yoo, Do Hyun
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
711 4, 711 5, 711202, 711203, 39518203, 39518204, 39518206, G06F 1200
Patent
active
060761342
ABSTRACT:
A memory patching device for a computer system is provided which temporarily changes part of an object program. A patch table containing patch information associated with each data to be patched is stored in storage means. Patch information retrieving means retrieves patch information associated with an object program from the patch table when the object program is started. Address calculating means calculates an absolute address in a main memory of data of the object program to be patched, based on a base address in the main memory at which the object program is loaded, and an offset address contained in the retrieved patch information. Patching means patches data stored at the calculated absolute address of the main memory, based on patch data contained in the retrieved patch information. The patch information retrieving means, the address calculating means, and the patching means constitute a patch library which is contained in the object program.
REFERENCES:
patent: 5694566 (1997-12-01), Nagae
patent: 5726641 (1998-03-01), Ide
patent: 5757690 (1998-05-01), McMahon
patent: 5813043 (1998-09-01), Iles
Fujitsu Limited
Nguyen Than
Yoo Do Hyun
LandOfFree
Memory patching device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory patching device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory patching device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2078903