Memory page location control for multiple memory-multiple proces

Details Memory page location control for multiple memory-multiple proces Memory page location control for multiple memory-multiple proces

1996-12-11

1999-01-12

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

711154, G06F 1202

Patent

active

058601163

ABSTRACT:
An apparatus and method for controlling the location of pages in a system having multiple processors and multiple main memory. Local and remote accesses to main memory are monitored and when remote accesses exceed local accesses in a predefined period, steps to alleviate the volume of remote accesses are undertaken. The steps may result in the relocation of a memory page, replication of a memory page (for read only pages) and relocation of a process.

REFERENCES:
patent: 4495567 (1985-01-01), Treen
patent: 4639864 (1987-01-01), Katzman et al.
patent: 4703422 (1987-10-01), Kinoshita et al.
patent: 4761737 (1988-08-01), Duvall et al.
patent: 4764865 (1988-08-01), Temple, III
patent: 5043873 (1991-08-01), Muramatsu et al.
patent: 5055999 (1991-10-01), Frank et al.
patent: 5237673 (1993-08-01), Orbits et al.
patent: 5247629 (1993-09-01), Casamatta et al.
patent: 5287485 (1994-02-01), Umina et al.
patent: 5493663 (1996-02-01), Parikh
patent: 5584010 (1996-12-01), Kawai et al.

Affiliated with

Also associated with

Rating

Memory page location control for multiple memory-multiple proces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory page location control for multiple memory-multiple proces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory page location control for multiple memory-multiple proces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1525229