Memory pacing

Details Memory pacing Memory pacing

2004-12-14

2009-06-23

Ellis, Kevin L (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Memory configuring

C711S100000, C711S167000, C707S793000

Reexamination Certificate

active

07552303

ABSTRACT:
A method, system, and program for managing memory page requests in a multi-processor data processing system determines a threshold value of available memory, and dynamically adjusts an allocation time to fulfill a page request if the available memory is below a threshold value. The allocation time to fulfill the page request is based upon a percentage of available memory pages once a page stealer commences a scan for pages. An allocation wait time is inversely proportionally adjusted depending upon the percentage of available memory. The allocation wait time has a duration that increases in time as the percentage of available memory decreases and decreases in time as the percentage of available memory increases. More specifically, an average time per page to allocate a page including a scan time for the scan in computing the average time is determined. Then a tunable value is applied to the average time to determine a wait time. In a preferred embodiment, user defined values are received that would control the allocation wait time before fulfilling a page request.

REFERENCES:
patent: 5463776 (1995-10-01), Voigt et al.
patent: 5566315 (1996-10-01), Milillo et al.
patent: 5926834 (1999-07-01), Carlson et al.
patent: 6038571 (2000-03-01), Numajiri et al.
patent: 6349314 (2002-02-01), Patel
patent: 6408371 (2002-06-01), Jeddeloh
patent: 6442706 (2002-08-01), Wahl et al.
patent: 6598142 (2003-07-01), Paavilainen et al.
patent: 7000088 (2006-02-01), Rudeseal et al.
patent: 7127568 (2006-10-01), Watanabe et al.
patent: 2004/0042476 (2004-03-01), Peacock
patent: 2004/0255295 (2004-12-01), Stackhouse et al.
patent: WO03/042839 (2003-05-01), None
“Flow Control”, Webopedia , Jun. 20, 2003, http://web.archive.org/web/20030620113804/http://www.webopedia.com/TERM/F/flow—control.html.
“AIX Versions 3.2 and 4 Performance Tuning Guide: Use of Disk I/O Pacing”, Dec. 9, 2003,IBM, http://web.archive.org/web/20031209224523/http://www.unet.univie.ac.at/aix/aixbman/prftungd/diskpace.htm.
Mauro, Jim, “The Solaris Process Modle: The System Clock Handler”, Dec. 12, 2003, Sun Microsystems, http://web.archive.org/web/20031212173554/http://developers.sun.com/solaris/articles/THREADexec/index.html.
Nilsen, K., Schmidt, W., 1994. A high-performance hardware-assisted real-time garbage collection sytem. Journal of Programming Languages, January, pp. 1-40.
Accapadi et al., “System and Method for Dynamically Adjusting Read Ahead Values Based Upon Memory Usage”, US Utility Patent Application, Filed Apr. 20, 2004, 40 pages.
“Pacing System for ROS Controlled Machines”, IBM Technical Disclosure Bulletin, Jan. 1977, pp. 2877-2878.
“Direct memory Access TAG Architecture”, IBM Technical Disclosure Bulletin, Sep. 1989, pp. 143-151.

Affiliated with

Also associated with

Rating

Memory pacing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory pacing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory pacing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4074902