Static information storage and retrieval – Read/write circuit – Plural use of terminal
Patent
1992-04-27
1992-11-24
Kriess, Kevin A.
Static information storage and retrieval
Read/write circuit
Plural use of terminal
395425, 395400, 364DIG2, 36492692, 3649481, 3649494, 3649659, 364965, 3649658, G11C 700
Patent
active
051669030
ABSTRACT:
A memory organization having one or more groups of memory arrays is disclosed. Each array, which may be on a single chip, is provided with both a data port and a separate address port which may also serve as an alternate data port. Use of the alternate data ports permits a substantially smaller number of input/output circuits to be used than the number required if both the address and data ports are used. The standard data port is, however, available should a higher-speed application be desired using separate address and data ports. In a single-port application, an on-chip data buffer permits the data to be sent and received through the address port in timed relationship with row and column address signals and without interfering with such address signals. An optional group select signal permits a large memory organization to utilize the alternate data ports of numerous groups of array chips.
REFERENCES:
patent: 4020466 (1977-04-01), Cordi et al.
patent: 4028675 (1977-06-01), Frankenberg
patent: 4112506 (1978-09-01), Zibu
patent: 4125877 (1978-11-01), Reinert
patent: 4349870 (1982-09-01), Shaw et al.
patent: 4394726 (1983-07-01), Kohl
patent: 4395765 (1983-07-01), Moffitt et al.
patent: 4410964 (1983-10-01), Nordling et al.
patent: 4443845 (1984-04-01), Hamilton et al.
patent: 4443864 (1984-04-01), McElroy
patent: 4489381 (1984-12-01), Lavallee et al.
patent: 4491937 (1985-01-01), Chan
patent: 4535427 (1985-08-01), Jiang
patent: 4541076 (1985-09-01), Bowers et al.
patent: 4554645 (1985-11-01), Furman
patent: 4573116 (1986-02-01), Ong et al.
patent: 4577292 (1986-03-01), Bernstein
patent: 4580245 (1985-04-01), Ziegler et al.
patent: 4586168 (1986-04-01), Adlhoch et al.
patent: 4623990 (1986-11-01), Allen et al.
patent: 4627030 (1986-12-01), Barber
patent: 4633330 (1986-12-01), Pakulski
patent: 4633441 (1986-12-01), Ishimoto
patent: 4649475 (1987-03-01), Scheuneman
patent: 4663741 (1987-05-01), Reinschmidt et al.
patent: 4694394 (1987-09-01), Costantini
patent: 4706217 (1987-10-01), Shimizu et al.
patent: 4718039 (1988-01-01), Aichelmann, Jr. et al.
patent: 4719601 (1988-01-01), Gray et al.
patent: 4742493 (1988-05-01), Lewallen et al.
patent: 4845660 (1989-07-01), Luc et al.
Intel Embedded Controller Handbookpp. 16-31 to 16-37, Dec. 1986 "8155h/8156H/8155 H-2/8156H-2 2048-Bit Static HMOS RAM with I/O Ports and Timer".
Texas Instruments ITL Data Book, vol. 2, pp. 3-1021 to 3-1025 (1985) product descriptions for "Types SN54L5373, SN54L5374, SN545373, SN545374, SN74LS373, SN74L5374, SN745373, SN745374 Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops".
IEEE Journal of Solid-State Circuits, vol. SC-16, No. 5, Oct. 6, 1981, pp. 479-487; Reese et al; "A4K.times.8 Dynamic RAM with Self Refresh".
Electronic Design, vol. 33, No. 14, Jun. 13, 1985, pp. 171-174, Linden et al., "Keep it `Simple` is 1-M Bit ROM's Motto for MP Interfaces".
International Business Machines - Corporation
Kriess Kevin A.
Petraske Eric W.
LandOfFree
Memory organization with arrays having an alternate data port fa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory organization with arrays having an alternate data port fa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory organization with arrays having an alternate data port fa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-927740