Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2003-08-18
2008-08-12
Peugh, Brian R (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S112000, C713S002000
Reexamination Certificate
active
07412565
ABSTRACT:
A computer system that increases performance and reduces power consumption is described. Specifically, the system writes the contents of the system to a non-volatile memory cache before powering down. After repowering the system, the system initiates the load sequence from the memory cache.
REFERENCES:
patent: 5519831 (1996-05-01), Holzhammer
patent: 5809223 (1998-09-01), Lee et al.
patent: 7000102 (2006-02-01), Kumar et al.
patent: 7334122 (2008-02-01), Burokas et al.
patent: 2004/0034802 (2004-02-01), Hamilton
patent: 2004/0153694 (2004-08-01), Nicholson et al.
patent: 2004/0236974 (2004-11-01), Brown et al.
Uhruski, et al., “Multi-agent Computing System in a Heterogeneous Network”, © 2002 IEEE, p. 1-6.
Stanley Randy P.
Wirasinghe Marco
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Peugh Brian R
LandOfFree
Memory optimization for a computer system having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory optimization for a computer system having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory optimization for a computer system having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4014127