Memory module, memory system, and information device

Details Memory module, memory system, and information device Memory module, memory system, and information device

2003-11-27

2009-11-03

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S103000, C711S105000, C711S111000, C711S118000, C711S165000

Reexamination Certificate

active

07613880

ABSTRACT:
A memory system including large-capacity ROM and RAM in which high-speed reading and writing are enabled is provided. A memory system including a non-volatile memory (CHIP1), DRAM (CHIP3), a control circuit (CHIP2) and an information processing device (CHIP4) is configured. Data in FLASH is transferred to SRAM or DRAM in advance to speed up. Data transfer between the non-volatile memory (FLASH) and DRAM (CHIP3) can be performed in the background. The memory system including these plural chips is configured as a memory system module in which each chip is mutually laminated and each chip is wired via a ball grid array (BGA) and bonding wire between the chips. Data in FLASH can be read at the similar speed to that of DRAM by securing a region in which the data in FLASH can be copied in DRAM and transferring the data to DRAM in advance immediately after power is turned on or by a load instruction.

REFERENCES:
patent: 5838603 (1998-11-01), Mori et al.
patent: 6064585 (2000-05-01), Mori et al.
patent: 6072719 (2000-06-01), Tanzawa et al.
patent: 6292426 (2001-09-01), Ikeda et al.
patent: 6313493 (2001-11-01), Mori et al.
patent: 6324103 (2001-11-01), Hiraki et al.
patent: 6392950 (2002-05-01), Ayukawa et al.
patent: 6411561 (2002-06-01), Ayukawa et al.
patent: 6418506 (2002-07-01), Pashley et al.
patent: 6522581 (2003-02-01), Takata et al.
patent: 6539456 (2003-03-01), Stewart
patent: 6587393 (2003-07-01), Ayukawa et al.
patent: 6594169 (2003-07-01), Sakui
patent: 2001/0015905 (2001-08-01), Kim et al.
patent: 2001/0046167 (2001-11-01), Ayukawa et al.
patent: 2001/0048616 (2001-12-01), Ayukawa et al.
patent: 2001/0053090 (2001-12-01), Takata et al.
patent: 2002/0006071 (2002-01-01), Ikeda et al.
patent: 2002/0114178 (2002-08-01), Sakui
patent: 2002/0131318 (2002-09-01), Ayukawa et al.
patent: 2002/0185337 (2002-12-01), Miura et al.
patent: 2002/0199056 (2002-12-01), Ayukawa et al.
patent: 2003/0002377 (2003-01-01), Sumitani et al.
patent: 2004/0049629 (2004-03-01), Miura et al.
patent: 0 566 306 (1993-10-01), None
patent: 0 707 316 (1996-04-01), None
patent: 1 154 434 (2001-11-01), None
patent: 1 164 594 (2001-12-01), None
patent: 1 271 540 (2003-01-01), None
patent: 5-299616 (1993-11-01), None
patent: 6-215589 (1994-08-01), None
patent: 7-146820 (1995-06-01), None
patent: 8-167703 (1996-06-01), None
patent: 8-305680 (1996-11-01), None
patent: 2000-339954 (2000-12-01), None
patent: 2001-005723 (2001-01-01), None
patent: 2001-510612 (2001-07-01), None
patent: 2001-344967 (2001-12-01), None
patent: 2001-357684 (2001-12-01), None
patent: 2002-251884 (2002-09-01), None
patent: 2002-366429 (2002-12-01), None
patent: 2003-6041 (2003-01-01), None
patent: 2003-15954 (2003-01-01), None
patent: WO 98/25213 (1998-06-01), None
patent: WO 98/25271 (1998-06-01), None
patent: WO 98/29816 (1998-07-01), None
Sharp Corporation, “a stacked memory (stacked CSP) a flash memory + a RAM data Sheet” type name LRS1380, (online), Dec. 10, 2001 (URL:http://www.sharp.co.jp/products/device/flash/cmlist.html).

Affiliated with

Also associated with

Rating

Memory module, memory system, and information device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory module, memory system, and information device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module, memory system, and information device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4140268