Memory mapped deflection correction system

Details Memory mapped deflection correction system Memory mapped deflection correction system

1988-11-08

1989-10-03

Blum, Theodore M.

Electric lamp and discharge devices: systems

Cathode ray tube circuits

Cathode-ray deflections circuits

H01J 2970, H01J 2976

Patent

active

048719480

ABSTRACT:
A memory mapped deflection correction system for use in correcting misconvergence in color CRTs. The invention utilizes predetermined convergence values by storing these values in an onboard memory. Apparatus for spatial domain interpolation interpolates the stored values into intermediate convergence correction values. The intermediate values are reconstructed into analog convergence signals using a reconstruction means, including an analog to digital converter and an amplifier inherently including a time domain filter. The amplifier then drives the convergence yoke of the CRT.

REFERENCES:
patent: 4203051 (1980-05-01), Hallett et al.
patent: 4203054 (1980-05-01), Sowter
patent: 4316211 (1982-02-01), Mackey et al.
patent: 4401922 (1983-08-01), Kamata et al.
patent: 4422019 (1983-12-01), Meyer
patent: 4620136 (1986-10-01), Bolger
patent: 4672275 (1987-06-01), Ando
patent: 4680510 (1987-07-01), Spieth et al.
patent: 4687973 (1987-08-01), Holmes et al.

Affiliated with

Also associated with

Rating

Memory mapped deflection correction system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory mapped deflection correction system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory mapped deflection correction system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-666472