Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2001-03-09
2003-09-23
Nguyen, T. V. (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S203000, C711S204000, C711S205000, C711S206000, C711S209000, C711S152000, C711S155000
Reexamination Certificate
active
06625712
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a method of producing a memory management table that has control over memories having a function to hold data at a time of power cut-off and manages identifier information of memory areas to be data storage destinations designated by a logical address issued by a host device, and to a memory device for which the method is employed. More particularly, the present invention relates to a method of producing a memory management table that reduces the start-up time of a memory device and ensures a system to start a normal operation, and to a memory device for which the method is employed.
BACKGROUND ART
When a non-volatile memory such as a flash memory, a FRAM, or a EEPROM, or a memory such as a RAM backed up by a battery is mounted on a memory card or the like, it is necessary to create a memory management table for managing the correspondence between the logical addresses of data and physical addresses so as to carry out an access request issued by a host computer.
A flash memory, for instance, is divided into 512 blocks that serve as data erase units, as shown in FIG.
1
. Each of the blocks has eight sectors that serve as data storing units. The data stored in each sector (constituted by 512 bytes, for instance) is provided with a logical address issued by the host computer. As shown in
FIG. 2
, identical logical addresses are allocated to the data stored in one block.
A memory management table is prepared to manage the correspondence between logical addresses and block numbers so as perform a process of converting a logical address into a physical address. Referring now to
FIGS. 3 and 4
, an example case where four flash memories are mounted will be explained below.
In the memory management table shown in
FIG. 3
, there is a prerequisite that the data having logical addresses “0”, “4”, . . . are stored in the flash memory having a chip number “0”, the data having logical addresses “1”, “15”, . . . are stored in the flash memory having a chip number “1”, the data having logical addresses “2”, “6”, . . . are stored in the flash memory having a chip number “2”, the data having logical addresses “3”, “7”, . . . are stored in the flash memory having a chip number “3”, the data having logical addresses. The part of the table corresponding to the flash memory of the chip number “0” manages the storing destination block number of the logical address “0”, the storing destination block number of the logical address “4”, and so forth. The part of the table corresponding to the flash memory of the chip number “1” manages the storing destination block number of the logical address “1”, the storing destination block number of the logical address “5”, and so forth. The part of the table corresponding to the flash memory of the chip number “2” manages the storing destination block number of the logical address “2”, the storing destination block number of the logical address “6”, and so forth. The part of the table corresponding to the flash memory of the chip number “3” manages the storing destination bloc number of the logical address “3”, the storing destination block number of the logical address “7”, and so forth.
When an access request that specifies a logical address is issued from the host computer in accordance with the memory management table having the above data structure, the physical address of the access destination can be determined by pinpointing the chip number and the block number designated by the logical address.
The blocks in the flash memory are sequentially accessed so as to detect the block number of the block that stores data. Also, the logical address allocated to the data is detected, and the detected block number is stored in the entry designated by the logical address in the management table. In this manner, the memory management table is produced.
In a case where a non-volatile memory or a memory backed up by a battery is mounted on a conventional memory card, an initializing process is performed by setting an initial value in each inner register when the memory is started by switching the power on. After that, the memory is accessed so as to produce a memory management table.
When the memory management table is completed, the host device is notified of canceling of a busy state, thereby allowing the host device to issue a process request.
In the prior art, however, when the memory is started, the host device of notified of canceling of the busy state only after the completion of the memory management table. With such a structure, there is a problem that the host device cannot promptly start an operation, because it takes time to complete the memory management table.
This adds to another problem that, if a memory card at an access destination is not promptly started, the host device might wrongly detect an error in the memory card.
DISCLOSURE THE INVENTION
The present invention relates to a method of producing a memory management table for controlling memories having a function to hold data at a time of power cut-off and managing identifier information of memory areas to be data storage destinations designated by a logical address issued from a host device. The principal object of the present invention is to provide a method of producing a memory management table that can shorten the start-up period of time of a memory device and ensure accurate operations of a system, and also to provide a memory device for which the method of producing a memory management table can be performed.
To achieve the above object, the present invention provides a method of producing a memory management table which serves to control one or a plurality of memories having a function to hold data while the power is cut off, and manages identifier information of memory areas which are data storage destinations each indicated by a logical address issued by a host device. This method includes the steps of:
notifying the host device of canceling of a busy state;
starting the production of an incomplete part of the memory management table;
accessing the one or the plurality of memories until a process request is issued from the host device, with the memory areas being units, so as to acquire a logical address held by data stored in an accessed one of the memory areas; and
completing the incomplete part of the memory management table based on the acquired logical address and the identifier information of the accessed one of the memory areas.
By this method of producing a memory management table, the host device can start an operation immediately after the memory device is activated, thereby shortening the start-up time of the memory device.
REFERENCES:
patent: 5113512 (1992-05-01), Miki et al.
patent: 5524230 (1996-06-01), Sakaue et al.
patent: 5530828 (1996-06-01), Kaki et al.
patent: 5666560 (1997-09-01), Moertl et al.
patent: 5740396 (1998-04-01), Mason
patent: 5742934 (1998-04-01), Shinohara
patent: 5809515 (1998-09-01), Kaki et al.
patent: 5809516 (1998-09-01), Ukai et al.
patent: 5822784 (1998-10-01), Garney
patent: 5963983 (1999-10-01), Sakakura et al.
patent: 6119226 (2000-09-01), Shiau et al.
patent: 0 896 280 (1999-02-01), None
patent: 9-282111 (1997-10-01), None
patent: 11-110283 (1999-04-01), None
Nagase Takeshi
Shibazaki Shogo
Nguyen T. V.
Staas & Halsey , LLP
LandOfFree
Memory management table producing method and memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory management table producing method and memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory management table producing method and memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3078156