Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-09-19
2000-05-09
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711118, G06F 1208
Patent
active
060617632
ABSTRACT:
Computer systems and computer implemented methods are provided for managing memory in a database management system. The computer memory is partitioned into a plurality of buffer caches, each of which is separately addressable. One buffer cache is set aside as a default buffer cache, while the other buffer caches are reserved for specific data objects meeting certain predefined criteria. Those objects meeting the predefined criteria are stored in reserved buffer caches where they are likely to remain for a relatively long period of time (in comparison to data objects stored in the default buffer caches). A buffer cache may have a plurality of memory pools, each of which contains multiple storage blocks. The storage blocks in a given memory pool are identically sized, while the storage blocks in one memory pool are sized differently from the storage blocks in another memory pool.
REFERENCES:
patent: 5655013 (1997-08-01), Gainsboro
patent: 5717893 (1998-02-01), Mattson
Marshall David A.
Mihalyi Robert E.
Rubin David S.
Chan Eddie P.
Ellis Kevin L.
Smart John A.
Sybase Inc.
LandOfFree
Memory management system employing multiple buffer caches does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory management system employing multiple buffer caches, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory management system employing multiple buffer caches will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1075355