Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
1999-10-15
2001-11-27
Yoo, Do Hyun (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S108000, C711S216000
Reexamination Certificate
active
06324636
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to the field of computer memories and more particularly to a memory management system and method.
BACKGROUND OF THE INVENTION
Most computer memory today uses Random Access Memory (RAM) to store information. Each element of data has its own address. The Central Processing Unit (CPU) provides a singular address and can either read or write data at that location. This architecture is sequential in nature, requiring several processing steps to manipulate data because its location must be determined first.
An alternative method of managing data is with Content Addressable Memory (CAM). In this method the CPU provides a data element to the CAM and the CAM determines an address for the data element. CAMs are architecturally the inverse of RAMS. CAMs have typically been used in applications requiring high bandwidth and low latency requirements. CAMs provide significant improvements over alternative RAM-based search algorithms such as binary/tree searches or look-aside tag buffers. CAMs are hardware devices and as a result require the designer to determine the exact maximum key width and depth. Typical commercial CAM semiconductor chips are 64 bits wide and 1024 bits deep. As a result, applications requiring more than a few thousand entries are prohibitive in cost, power consumption and on-board real-estate.
Another data management scheme is associative memories. Typically associative memories use hash tables that return an arbitrary memory location for a data element. Hashing tables are commonly used in large database applications. Unfortunately, hashing tables suffer from a large number of collisions as the memory store approaches 70% full. The collision management requires external memory management schemes that require extra processing and memory space.
Thus there exists a need for a memory management system and method that overcomes these and other problems.
REFERENCES:
patent: 4527239 (1985-07-01), Brandin
patent: 5249265 (1993-09-01), Liang
patent: 5287499 (1994-02-01), Nemes
patent: 5339398 (1994-08-01), Shah et al.
patent: 5414704 (1995-05-01), Spinney
patent: 5717916 (1998-02-01), Verma
Schneider et al., “Concepts in Data Structures and Software Development”, West Publishing Co., pp. 111, 115, 118-131, 137-145, and 314-329, 1991.
Halling Pale B.
NEO Core Inc
Portka Gary J.
Yoo Do Hyun
LandOfFree
Memory management system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory management system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory management system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2609040