Computer graphics processing and selective visual display system – Computer graphics display memory system – Addressing
Reexamination Certificate
2005-09-30
2008-11-11
Sajous, Wesner (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Addressing
C345S522000, C345S566000, C712S200000, C710S023000, C710S026000, C710S039000, C717S106000, C717S136000, C717S140000, C717S148000
Reexamination Certificate
active
07450131
ABSTRACT:
Embodiments include storing graphics instructions at addresses in a memory in an original order, and storing in the memory pointers associated with each instruction pointing to the addresses of the instructions in the original order. A first pointer associated with a first graphics instruction may then be moved from pointing to a first address of the first graphics instruction to point to a second address of a second graphics instruction. Likewise, a second pointer associated with the second graphics instruction may be moved from pointing to the second address to point to the first address by accessing the first pointer before moving the first pointer to determine that the second pointer is to point to the first address (e.g., the address the first instruction points to before being moved). Afterwards, the instructions may be re-ordered into an optimized order for compiling, by switching them to different addresses according to the pointers.
REFERENCES:
patent: 5634046 (1997-05-01), Chatterjee et al.
patent: 5938747 (1999-08-01), Young
patent: 6021275 (2000-02-01), Horwat
patent: 6243864 (2001-06-01), Odani et al.
patent: 6640297 (2003-10-01), Banning et al.
patent: 2001/0005882 (2001-06-01), Ekner
patent: 2002/0013866 (2002-01-01), Noeldner et al.
patent: 2003/0034544 (2003-02-01), May et al.
patent: 2003/0154468 (2003-08-01), Gordon et al.
patent: 2004/0003377 (2004-01-01), Di Loreto
patent: 2005/0251667 (2005-11-01), Iwamoto
Poletto, et al., “Linear Scan Register Allocation,” ACM Transactions on Programming Languages and Systems, vol. 21, No. 5, Sep. 1999, pp. 895-913.
Heim Oliver
Swamy Shankar N.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Sajous Wesner
LandOfFree
Memory layout for re-ordering instructions using pointers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory layout for re-ordering instructions using pointers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory layout for re-ordering instructions using pointers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4046840