Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2007-03-20
2007-03-20
Peugh, Brian R. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S167000, C714S006130
Reexamination Certificate
active
10652943
ABSTRACT:
A computer system includes a plurality of memory modules that contain semiconductor memory, such as DIMMs. The system includes a host/data controller that utilizes an XOR engine to store data and parity information in a striped fashion on the plurality of memory modules to create a redundant array of industry standard DIMMs (RAID). The host/data controller also interleaves data on a plurality of channels associated with each of the plurality of memory modules. To optimize memory bandwidth and reduce memory latency, various techniques are implemented in the present RAID system. Present techniques include providing dual memory arbiters, sorting read cycles by chip select or bank address, providing programmable upper and lower boundary registers to facilitate programmable memory mapping, and striping and interleaving memory data to provide a burst length of one.
REFERENCES:
patent: 5088021 (1992-02-01), McLaughlin et al.
patent: 5313626 (1994-05-01), Jones et al.
patent: 5331646 (1994-07-01), Krueger et al.
patent: 5367669 (1994-11-01), Holland et al.
patent: 5712970 (1998-01-01), Arnott et al.
patent: 6098132 (2000-08-01), Olarig et al.
patent: 6223301 (2001-04-01), Santeler et al.
Clark Benjamin H.
Johnson Jerome J.
MacLaren John M.
Piccirillo Gary J.
Hewlett--Packard Development Company, L.P.
Peugh Brian R.
LandOfFree
Memory latency and bandwidth optimizations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory latency and bandwidth optimizations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory latency and bandwidth optimizations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3803398