Memory latency and bandwidth optimizations

Details Memory latency and bandwidth optimizations Memory latency and bandwidth optimizations

2005-08-30

2005-08-30

Moazzami, Nasser (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C710S309000

Reexamination Certificate

active

06938133

ABSTRACT:
A computer system includes a plurality of memory modules that contain semiconductor memory, such as DIMMs. The system includes a host/data controller that utilizes an XOR engine to store data and parity information in a striped fashion on the plurality of memory modules to create a redundant array of industry standard DIMMs (RAID). The host/data controller also interleaves data on a plurality of channels associated with each of the plurality of memory modules. To optimize memory bandwidth and reduce memory latency, various techniques are implemented in the present RAID system. Present techniques include providing dual memory arbiters, sorting read cycles by chip select or bank address, providing programmable upper and lower boundary registers to facilitate programmable memory mapping, and striping and interleaving memory data to provide a burst length of one.

REFERENCES:
patent: 5204964 (1993-04-01), Bowden et al.
patent: 5313626 (1994-05-01), Jones et al.
patent: 5331646 (1994-07-01), Krueger et al.
patent: 5367669 (1994-11-01), Holland et al.
patent: 5701434 (1997-12-01), Nakagawa
patent: 6098132 (2000-08-01), Olarig et al.
patent: 6212590 (2001-04-01), Melo et al.
patent: 6223301 (2001-04-01), Santeler et al.
patent: 6301299 (2001-10-01), Sita et al.
patent: 6341318 (2002-01-01), Dakhil
patent: 6427196 (2002-07-01), Adiletta et al.
patent: 6470433 (2002-10-01), Prouty et al.
patent: 6539487 (2003-03-01), Fields et al.
patent: 6564304 (2003-05-01), Van Hook et al.
patent: 6598132 (2003-07-01), Tran et al.
patent: 6625685 (2003-09-01), Cho et al.

Affiliated with

Also associated with

Rating

Memory latency and bandwidth optimizations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory latency and bandwidth optimizations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory latency and bandwidth optimizations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3523652