Memory isolation through address translation data edit control

Details Memory isolation through address translation data edit control Memory isolation through address translation data edit control

2006-06-06

2006-06-06

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S200000, C711S203000, C713S152000

Reexamination Certificate

active

07058768

ABSTRACT:
Isolated memory is implemented by controlling changes to address translation maps. Control over the maps can be exercised in such a way that no virtual address referring to an isolated page is exposed to any untrusted process. Requests to edit an entry in a map are evaluated to ensure that the edit will not cause the map to point to isolated memory. Requests to change which map is active are evaluated to ensure that the map to be activated does not point to isolated memory. Preferably, these evaluations are performed by a trusted component in a trusted environment, since isolation of the memory depends on the evaluation component not being compromised. In systems that require all memory access requests to identify their target by virtual address, preventing the address translation maps from pointing to a portion of memory effectively prevents access to that portion of memory, thereby creating an isolated memory.

REFERENCES:
patent: 5892900 (1999-04-01), Ginter et al.
patent: 6279094 (2001-08-01), Landau
patent: 6662289 (2003-12-01), Ang
patent: 2002/0169979 (2002-11-01), Zimmer
Multiprocessor system architectures, Ben Catanzaro, SunSoft press, 1994,pp. 94-113.
Bugnion, E. et al., “Disco: Running Commodity Operating Systems on Scalable Multiprocessors”,Proceedings of the 16thSymposium on Operating Systems Principles(SOSP), 1997, 1-14.
Coffing, C.L. “An x86 Protected Mode Virtual Machine Monitor for the MIT Exokernel”,Submitted to the Department of Electrical Engineering and Computer Science, May 21, 1999, 1-109.
Goldberg, R.P. “Survey of Virtual Machine Research”,IEEE Computer, Jun, 1974, 34-45.
Popek, G.J. et al., “Formal Requirements for Virtualizable Third Generation Architectures”,Communications of the ACM, Jul. 1974, 17(7), 412-421.
Smith, J.E. “An Overview of Virtual Machine Architectures”, Oct. 26, 2001, 1-20.
Waldspurger, C.A. “Memory Resource Management in VMware ESX Server”,Proceedings of the 5thSymposium on Operating Systems Design and Implementation, Dec. 9-11, 2002, 15 pages.

Affiliated with

Also associated with

Rating

Memory isolation through address translation data edit control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory isolation through address translation data edit control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory isolation through address translation data edit control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3633515