Memory interleave system

Details Memory interleave system Memory interleave system

2008-03-18

2008-03-18

Sparks, Donald (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S005000

Reexamination Certificate

active

10938627

ABSTRACT:
A memory interleave system includes M (M=2p, where p is a natural number) memory banks, M memory control units (MCU) corresponding respectively to the M memory banks, N (a natural number) CPUs, and N address generating units (AGU) corresponding respectively to the N CPUs. Each memory bank includes a plurality of memories. The CPUs output memory requests, each containing a first bank address (address of the memory bank) and a first intra-bank address (address of a memory in the memory bank). Each AGU receives a memory request from a corresponding CPU, and generates and outputs a second intra-bank address and a second bank address by using the first intra bank address and the first bank address. Each memory control MCU performs memory bank access control on the basis of the second intra-bank address. An MCU performing access control is selected on the basis of the second bank address.

REFERENCES:
patent: 4550367 (1985-10-01), Hattori et al.
patent: 5392443 (1995-02-01), Sakakibara et al.
patent: 6131146 (2000-10-01), Aono
patent: 6453380 (2002-09-01), Van Lunteren
patent: 6912616 (2005-06-01), Heap
patent: 48-43839 (1973-06-01), None
patent: 58-149551 (1983-09-01), None
patent: 58-154059 (1983-09-01), None
patent: 2000-330865 (2000-11-01), None
patent: 2002-342306 (2002-11-01), None
patent: WO 95/09399 (1995-04-01), None
patent: WO 00/36513 (2000-06-01), None
Cross-bar Switch, http://searchnetworking.techtarget.com/sDefinition/0,,sid7—gci538079,00.html, Sep. 28, 2002.
Chipset Features Setup, http://www.adriansrojakpot.com/Speed—Demonz/BIOS—Guide/BIOS—Guide—02a.htm, Jun. 18, 2002.
European Search Report dated Nov. 18, 2005.
Cheung K C et al, “Design and Analysis of a Gracefully Degrading Interleaved Memory System”, IEEE Transactions on COmputers, IEEE Service Center, Los Alamitos, CA, US, vol. 39, No. 1, Jan. 1990, pp. 63-71, XP000099561.
“Multi -Processing System Programmable Memory Interleave Apparatus”, IBM Technical Disclosure Bulletin, IBM Corp., New York, US, vol. 35, No. 6, Nov. 1, 1992, pp. 400-402, XP000314199.

Affiliated with

Also associated with

Rating

Memory interleave system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory interleave system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory interleave system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3945001