Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2006-04-18
2006-04-18
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S082000, C326S105000, C326S090000
Reexamination Certificate
active
07030655
ABSTRACT:
The invention relates to a semiconductor memory device and, more particularly, to an interface system for a semiconductor memory device. The interface includes a transmitter capable of encoding first and second input signals as a plural-bit symbol signal responsive to first and second clocks, respectively, the first clock being out of phase from the second clock. And the interface includes a receiver capable of generating first and second output signals by decoding the symbol signal responsive to third and fourth clocks, respectively. Other embodiments are illustrated and described.
REFERENCES:
patent: 5864584 (1999-01-01), Cao et al.
patent: 6184714 (2001-02-01), Kirech et al.
patent: 6211698 (2001-04-01), Suh
patent: 6275067 (2001-08-01), Kirsch et al.
patent: 6300795 (2001-10-01), Kirech et al.
patent: 6320417 (2001-11-01), Kirech et al.
patent: 6396329 (2002-05-01), Zerbe
patent: 6437713 (2002-08-01), Lesea
patent: 6703866 (2004-03-01), Arimilli et al.
patent: 2002/0140592 (2002-10-01), Nguyen
Von F. Kuhne, “Modulation and Demodulation Von QAM-Signalen in Digital-Richtfunksystemen”, Modulation and demodulation of QAM-Signals in Digital Radio Systems, Frequenz, Schiele und Schon Gmbh. Berlin De, vol. 37, No. 5, May 1983, XP-000763711, pp. 117-122.
Marger & Johnson & McCollom, P.C.
Tran Anh Q.
LandOfFree
Memory interface system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory interface system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory interface system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3610174