Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1996-04-23
1999-01-12
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711219, 711202, 711203, 711169, G06F 928
Patent
active
058601309
ABSTRACT:
A memory interface apparatus includes a plurality of data memories MEMs, and address modification units AMDs and memory access units I/Fs respectively corresponding to the plurality of data memories MEMs. Each address modification unit AMD has an offset table OFT for pre-storing a plurality of offsets, reads an offset from the table OFT based on received second data D2, modifies an address indicated by a received generation number GN using the read offset, and applies a resultant address to a corresponding memory access unit I/F. Each memory access unit I/F accesses a memory MEM based on the applied address, according to a received operation code C. Each result of access is applied in parallel to an operation unit ALU, which in turn performs operation of the applied result according to an operation code C. Thus, operation processing which compounds access to a memory can be carried out, utilizing parallelism in processing sufficiently.
REFERENCES:
patent: 5502834 (1996-03-01), Arata et al.
patent: 5526502 (1996-06-01), Yoshida et al.
Muramatsu Tsuyoshi
Yamanaka Hidekazu
Chan Eddie P.
Nguyen Than V.
Sharp Kabushiki Kaisha
LandOfFree
Memory interface apparatus including an address modification uni does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory interface apparatus including an address modification uni, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory interface apparatus including an address modification uni will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525328