Electrical computers and digital data processing systems: input/ – Access arbitrating
Reexamination Certificate
2006-01-17
2006-01-17
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Access arbitrating
C710S316000, C710S317000, C710S305000
Reexamination Certificate
active
06988154
ABSTRACT:
A data and signal interface for controlling the transfer of data and signals between a memory array and macro function such as that of a digital signal processor (DSP) core. In one embodiment, the interface comprises a plurality of memory ports which interface with X/Y memory banks, a plurality of function ports, each with a function controller, which interface with DSP functions, a crossbar connecting the memory and function ports, and an arbitration unit for arbitrating memory access by the function ports. The memory interface advantageously allows multiple simultaneous accesses of memory banks via a plurality of macro functions, each access under the control of a parent processor instruction. A standardized protocol used for memory read/write operations is also disclosed.
REFERENCES:
patent: 5081575 (1992-01-01), Hiller et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5247637 (1993-09-01), Leedom et al.
patent: 5394515 (1995-02-01), Lentz et al.
patent: 5471592 (1995-11-01), Gove et al.
patent: 5481707 (1996-01-01), Murphy et al.
patent: 5537604 (1996-07-01), Baum et al.
patent: 5559951 (1996-09-01), Lentz et al.
patent: 5559970 (1996-09-01), Sharma
patent: 5564117 (1996-10-01), Lentz et al.
patent: 5636364 (1997-06-01), Emma et al.
patent: 5696913 (1997-12-01), Gove et al.
patent: 5848289 (1998-12-01), Studor et al.
patent: 5859975 (1999-01-01), Brewer et al.
patent: 5878240 (1999-03-01), Tomko
patent: 5960468 (1999-09-01), Paluch
patent: 5968114 (1999-10-01), Wentka et al.
patent: 5987574 (1999-11-01), Paluch
patent: 6038646 (2000-03-01), Sproull
patent: 6070003 (2000-05-01), Gove et al.
patent: 6091431 (2000-07-01), Saxena et al.
patent: 6092167 (2000-07-01), Cheung et al.
patent: 6125429 (2000-09-01), Goodwin et al.
patent: 6141739 (2000-10-01), Provence et al.
patent: 6182192 (2001-01-01), Rovati
patent: 6240492 (2001-05-01), Foster et al.
patent: 6519672 (2003-02-01), Scardamalia et al.
patent: 6581191 (2003-06-01), Schubert et al.
patent: 6628662 (2003-09-01), Blackmon et al.
patent: 2001/0051766 (2001-12-01), Gazdzinski
patent: 0 479 390 (1992-04-01), None
patent: 08339326 (1996-12-01), None
Opsommer, J., et al., “A VLSI Processor-Switch for a Dual IEEE-796 Bus with Shared and Dual-Port Memories,” May 8-12, 1989, IEEE, CompEuro '89, VLSI and Microelectronic Applications in Intelligent Peripherals , Proceedings, p. 4/146-4/149.
Aude, J.S., et al., “A High-Performance Switching Element for a Multistage Interconnection Network,” Sep. 30-Oct. 3, 1998, IEEE, XI Brazilian Symposium on Integrated Circuit Design, 1998 Proceedings, p. 154-157.
Ramesh, T., et al., “Bus Arbitration in an Embedded Processor-Shared Multiprocessor System,” Aug. 16-18, 1993, IEEE, Proceedings of the 36th Midwest Symposium on Circuits and Systems, vol. 1, p. 320-322.
Bos, M.L, “Design of a Chip Set for a Parallel Computer Based on the Crossbar Interconnection Principle,” Aug. 13-16, 1995, IEEE, Proeedings of the 38th Midwest Symposium on Cicuits and Systems, vol., 2, p. 752-756.
“True Application-Specific Embedded Processors Now a Reality for System-on-Chip IC Designs,” Feb. 15, 1999, Tensilica Inc. available at www.tensilica.com.
“Altera and Tensilica Announce the Xtensa Microprocessor Core Now Available for APEX Devices,” Sep. 29, 1999, Tensilica Inc., available at www.tensilica.com.
Gonzalez, R.E., “Xtensa: A Configurable and Extensible Processor,” Mar.-Apr. 2000, IEEE Micro, vol. 20, Issue 2, p. 60-70.
Gonzalez, Ricardo E., “Configurable and Extensible Processors Change System Design,” 1999, Tensilica, Inc., p. 1-23.
U.S. Appl. No. 09/418,663 entitled “Method and Apparatus for Managing the Configuration and Functionality of a Semiconductor Design,” filed Oct. 14, 1999.
The CoreConnect Bus Architecture—XP-002204519 by International Business Machines Corporation, 1999.
Embedded DRAM for a Reconfigurable Array—XP-000894790 by Symposium on VLSI Circuits Digest of Technical Papers.
A Scalable Architecture for System-On-Chip Interconnections—XP-002204520 by Pierre Guerrier and Alain Greiner dated Oct. 22, 1999.
A Reconfigurable Bus IP for Modular Function Integration—XP-002204520 by Neil S. Stollen, Ph.D., P.E. at Infinite Technology Corp. dated Mar. 22, 1999.
ARC International
Auve Glenn A.
Gazdzinski & Associates
Mason Donna K.
LandOfFree
Memory interface and method of interfacing between... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory interface and method of interfacing between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory interface and method of interfacing between... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3587714