Memory integrated circuit device which samples data upon...

Details Memory integrated circuit device which samples data upon... Memory integrated circuit device which samples data upon...

2005-08-16

2005-08-16

Wiley, David (Department: 2143)

Electrical computers and digital data processing systems: input/

Intrasystem connection

C710S107000

Reexamination Certificate

active

06931467

ABSTRACT:
A system and method for performing data transfers within a computer system is provided. The system includes a controller configured to dynamically adjust the interleave of the communications required to perform a series of data transfer operations to maximize utilization of the channel over which the communications are to be performed. The controller is able to vary the time interval between the transmission of control information that requests a data transfer and the performance of the data transfer by signaling the beginning of the data transfer with a strobe signal sent separate from the control information. The controller is able to defer the determination of how much data will be transferred in the operation by initiating the termination of a data transfer with a termination signal. The method provides a technique for distinguishing between identical control signals that are carried on the same line. The system includes a memory device with control circuitry that allows no more than one memory bank powered by any given power supply line to perform sense or precharge operations.

REFERENCES:
patent: 3950735 (1976-04-01), Patel
patent: 4183095 (1980-01-01), Ward
patent: 4315308 (1982-02-01), Jackson
patent: 4330852 (1982-05-01), Redwine et al.
patent: 4337523 (1982-06-01), Hotta et al.
patent: 4445204 (1984-04-01), Nishiguchi
patent: 4499536 (1985-02-01), Gemma et al.
patent: 4542457 (1985-09-01), Mortensen et al.
patent: 4637018 (1987-01-01), Flora et al.
patent: 4646270 (1987-02-01), Voss
patent: 4679173 (1987-07-01), Sato
patent: 4712190 (1987-12-01), Gugliemi et al.
patent: 4719602 (1988-01-01), Hag et al.
patent: 4744062 (1988-05-01), Nakamura et al.
patent: 4755937 (1988-07-01), Glier
patent: 4763249 (1988-08-01), Bomba et al.
patent: 4792926 (1988-12-01), Roberts
patent: 4792929 (1988-12-01), Olson et al.
patent: 4799199 (1989-01-01), Scales, III et al.
patent: 4800530 (1989-01-01), Itoh et al.
patent: 4821226 (1989-04-01), Christopher et al.
patent: 4825411 (1989-04-01), Hamano
patent: 4845664 (1989-07-01), Aichelmann, Jr. et al.
patent: 4845677 (1989-07-01), Chappell et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4866675 (1989-09-01), Kawashima
patent: 4875192 (1989-10-01), Matsumoto
patent: 4882712 (1989-11-01), Ohno et al.
patent: 4891791 (1990-01-01), Iijima
patent: 4916670 (1990-04-01), Suzuki et al.
patent: 4920483 (1990-04-01), Pogue et al.
patent: 4924375 (1990-05-01), Fung et al.
patent: 4928265 (1990-05-01), Higuchi et al.
patent: 4937734 (1990-06-01), Bechtolsheim
patent: 4945516 (1990-07-01), Kashiyama
patent: 4953128 (1990-08-01), Kawai et al.
patent: 4980850 (1990-12-01), Morgan
patent: 5001672 (1991-03-01), Ebbers et al.
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5111386 (1992-05-01), Fujishima et al.
patent: 5124589 (1992-06-01), Shiomi et al.
patent: 5140688 (1992-08-01), White et al.
patent: 5179687 (1993-01-01), Hidaka et al.
patent: 5210723 (1993-05-01), Bates et al.
patent: 5237670 (1993-08-01), Wakerly
patent: 5260905 (1993-11-01), Mori
patent: 5280594 (1994-01-01), Young et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5305278 (1994-04-01), Inoue
patent: 5311483 (1994-05-01), Takasugi
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 5323358 (1994-06-01), Toda et al.
patent: 5327390 (1994-07-01), Takasugi
patent: 5339276 (1994-08-01), Takasugi
patent: 5341341 (1994-08-01), Fukuzo
patent: 5345573 (1994-09-01), Bowden, III et al.
patent: 5357469 (1994-10-01), Sommer et al.
patent: 5365489 (1994-11-01), Jeong
patent: 5381376 (1995-01-01), Kim et al.
patent: 5381538 (1995-01-01), Amini et al.
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5386385 (1995-01-01), Stephens, Jr.
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5404338 (1995-04-01), Murai et al.
patent: 5404463 (1995-04-01), McGarvey
patent: 5410656 (1995-04-01), King et al.
patent: 5444667 (1995-08-01), Obara
patent: 5455803 (1995-10-01), Kodama
patent: 5504874 (1996-04-01), Galles et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5548786 (1996-08-01), Amini et al.
patent: 5553248 (1996-09-01), Melo et al.
patent: 5611058 (1997-03-01), Moore et al.
patent: 5638531 (1997-06-01), Crump et al.
patent: 5649161 (1997-07-01), Andrade et al.
patent: 5655113 (1997-08-01), Leung et al.
patent: 5687183 (1997-11-01), Chesley
patent: 5778419 (1998-07-01), Hansen et al.
patent: 6065092 (2000-05-01), Roy
patent: 6470405 (2002-10-01), Barth et al.
patent: 033 9224 (1989-11-01), None
patent: 0 361 143 (1990-04-01), None
patent: 0 444 601 (1991-09-01), None
patent: 0 561 370 (1993-03-01), None
patent: 0535670 (1993-04-01), None
patent: 0 649 100 (1994-04-01), None
patent: 0 615 190 (1994-09-01), None
patent: 2695227 (1994-03-01), None
patent: SHO 58-192154 (1983-11-01), None
patent: SHO 61-107453 (1986-05-01), None
patent: 61-160129 (1986-07-01), None
patent: 61-160130 (1986-07-01), None
patent: SHO 61-160556 (1986-10-01), None
patent: 61-245255 (1986-10-01), None
patent: SHO 62-16289 (1987-01-01), None
patent: SHO 63-217452 (1987-03-01), None
patent: 62-135949 (1987-06-01), None
patent: SHO 1-236494 (1987-09-01), None
patent: SHO 63-34795 (1988-02-01), None
patent: SHO 63-91766 (1988-04-01), None
patent: SHO 63-239676 (1988-10-01), None
patent: 63-239676 (1988-10-01), None
patent: 01-163849 (1989-06-01), None
patent: HEISEI 5-266685 (1993-10-01), None
patent: 6-103153 (1994-04-01), None
Notice of Opposition to a European Patent, dated Aug. 27, 2003, European Patent No. 0 870 241.
NEC Preliminary Data Sheet, 16 M bit Synchronous DRAM, Jul. 20, 1992.
1995 DRAM Data Book, Micron Technology, Inc., pp. 3-1 through 3-37.
Synchronous DRAM, 4MEGx 4SDRAM, Micron Technologies, pp. 2-1 through 2-84.
Chapter 5, Synchronous DRAM (SDRAM) Video Random-Access Memory (VRAM), TM2826402, 2097152-Word by 4-bit by 2-bank, Synchronous Dynamic Random Access Memory, Texas Inst.
TM2626162, 524288 by 16-bit by 2-bank Synchronous Dynamic Random Access Memory, Texas Instruments, SMOS683E—Feb. 1995—Revised Apr. 1997.
Quinnell, Richard A., Synchronous Memories, EDN Access—08.04.94.
Synchronous DRAM, 2MEGx 8SDRAM, Micron Technologies, Inc., pp. 2-43 through 2-84.
The Proposed SSBLT Standard Doubles the VME64 Transfer Rate, IEEE Micro, Apr. 1992, pp. 64-71.
Knut Alnes, “Scalable Coherent Interface”, SCI-Feb89-doc52, (To appear in Eurobus Conference Proceedings May 1989) pp. 1-8.
Hansen et al., “A RISC Microprocessor with Integral MMU and Cache Interface”, MIPS Computer Systems, Sunnyvale, CA, IEEE 1986, pp. 145-148.
Moussouris et al., “A CMOS Processor with Integrated Systems Functions”, MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp. 126-130.
“1989 GaAs IC Data Book & Designer's Guide”, Aug. 1989, Gigabit Logic Inc.
“ICs for Entertainment Electronics Picture-in-Picture System Edition 8.89”, Siemens AG, 1989.
MOSYS, “MD904 to MD920, Multibank DRAM (MDRAM) 128K×32 to 656K×32” Datasheet, Document DS01-2.1, MoSys Inc. California, Dec. 18, 1995, pp. 1-14.
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 59 Sep. 18, 1991 Philadelphia.
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 58 May 9, 1991 Anchorage AK.
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 65 Dec. 9-10, 1992 Ft Lauderdale FL.
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 64 Sep. 16-17, 1992 Crystal City, VA.
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 66 Mar. 3-4, 1993 Scottsdale AZ.
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 72 Sep. 13, 1994 Albuquerque NM.
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memories, Meeting No. 75 May 24, 1995 New Orleans.
Minutes of meeting and presentations made at JC-42.3 Committee on RAM Memor

Affiliated with

Also associated with

Rating

Memory integrated circuit device which samples data upon... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory integrated circuit device which samples data upon..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory integrated circuit device which samples data upon... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3505481