Static information storage and retrieval – Addressing – Multiple port access
Reexamination Certificate
2002-12-23
2004-11-02
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Addressing
Multiple port access
C365S189011
Reexamination Certificate
active
06813215
ABSTRACT:
RELATED APPLICATIONS
The patent applications MEMORY HAVING MULTIPLE WRITE PORTS AND MULTIPLE CONTROL MEMORY UNITS, AND METHOD OF OPERATION, Carter, Ser. No. 10/326,779 and MEMORY HAVING MULTIPLE WRITE PORTS AND WRITE INSERT UNIT, AND METHOD OF OPERATION, Carter, Ser. No. 10/326,405, are filed concurrently with the present application and incorporated herein by reference.
BACKGROUND
1. Field of the Invention
The present invention relates generally to memory devices, and more particularly, to providing a more capable memory from less capable memory components.
2. Background Information
It is known to combine multiple memory components, such as static random access memory devices, to produce a larger memory array having enhanced capability. For example, smaller memory components can be combined in an array to form a wider memory (i.e., a memory wherein the addressable locations include a larger number of bits). Each of the smaller memory components that form the array have common address and control signals, but have separate data in and data out signals. Alternately, smaller memory components can be combined into an array to form a larger memory of increased depth (i.e., a memory with a large number of addressable locations). Such arrays involve the use of decoders and read data multiplexers. In combining smaller memory components to form a memory array, focus has been on the desired width or depth of the memory array, and the address signals used.
Some design systems allow designers to create a circuit of connected components selected from a design library. The maximum number of write ports on any memory device to be included in the circuit is limited by the memory components available in the design library. For the case of Field Programmable Gate Arrays (FPGAs), the design library includes the primitive hardware structures of the FPGA (e.g. configurable logic blocks or block RAMs) and any higher-level design elements provided by a “core generator” or other such FPGA design tools. Similarly, for Application Specific Integrated Circuits (ASICs), the design library includes a fixed number of standard-cell or other pre-verified component designs. For these and other technologies, any design that involves a memory with more than the maximum number of write ports supported by the design library is unrealizable in that technology.
SUMMARY OF THE INVENTION
Exemplary embodiments of the present invention are directed to providing a memory having N write ports, where N is greater than one. The memory includes a first data memory unit having a plurality of storage locations addressable by a range of addresses and having less than N write ports; the memory also includes a second data memory unit having a plurality of storage locations addressable by the range of addresses, the second data memory having less than N write ports. The memory further includes a control unit configured to select among the first and second memory units in response to a read command having an associated read address which falls within the address range. The control unit includes multiple control memory units each with less than N write ports.
Exemplary embodiments of the present invention are also directed to a method for operating a memory including the steps of providing a memory having N write ports, where N is greater than one. The memory is constructed from multiple data memory units each having less than N write ports and a range of addressable storage locations, and a control unit including multiple control memory units, each with less than N write ports. The method comprises supplying information to an addressable location of the memory which falls within the range of addressable locations, and updating the at least one control memory unit in the control unit so that the data in the control memory unit for the addressable storage location can be used to determine the data memory unit that contains the most recently written data for the addressable location.
Exemplary embodiments of the present invention are further directed to a system including a memory. The memory has N write ports, wherein N is greater than 1. The memory includes a first data memory unit having a plurality of storage locations addressable by a range of addresses. The first data memory unit has less than N write ports. The memory includes a second data memory unit having a plurality of storage locations addressable by the range of addresses. The second data memory unit has less than N write ports. The memory includes a control unit configured to select among the first data memory unit and the second data memory unit in response to a read command having an associated read address which falls within the address range. The control unit includes multiple control memory units each with less than N write ports. The system includes logic configured to access the memory.
REFERENCES:
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5563829 (1996-10-01), Huang
patent: 5629901 (1997-05-01), Ho
patent: 5802003 (1998-09-01), Iadanza et al.
patent: 5923608 (1999-07-01), Payne
patent: 5940603 (1999-08-01), Huang
patent: 6005794 (1999-12-01), Sheffield et al.
patent: 6078995 (2000-06-01), Bewick et al.
patent: 6104663 (2000-08-01), Rablanian
patent: 6151258 (2000-11-01), Sample et al.
patent: 6212122 (2001-04-01), Wen
patent: 6216205 (2001-04-01), Chin et al.
patent: 6233659 (2001-05-01), Cohen et al.
patent: 6243294 (2001-06-01), Rao et al.
patent: 6271866 (2001-08-01), Hancock et al.
patent: 6282143 (2001-08-01), Zhang et al.
H. Liu et al., Cache, Matrix Multiplication and Vector, Introduction of Cache Memory, Summer 2001, 14 pages.
Smith, A Comparative Study Of Set Associative Memory Mapping Algorithms and Their use For Cache And Main Memory, IEEE; Transactions Of Software Enginneering., vol. SE-4., No. 2, Mar. 1978, pp. 121-122 and 129-130.
Maruyama, mLRU Page Replacement Algorithm In Ters Of The Reference Matrix, IBM Technical Disclosure Bulletin, vol. 17, No. 10, Mar. 1975, pp. 3101-3103.
Maruyama, Implementation of the Stack Operation Circuit For LRU Algorithm, IBM Technical Disclosure Bulletin, vol. 19, No. 1, Jun. 1976, pp. 321-325.
Smith, Cache Memories., University of CA., Berkeley, CA, Computing Surveys, vol. 14, No. 3, Sep., 1982, pp. 473-530.
Hewlett--Packard Development Company, L.P.
Le Vu A.
LandOfFree
Memory having multiple write ports and method of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory having multiple write ports and method of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory having multiple write ports and method of operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3343794