Memory having increased data-transfer speed and related...

Electrical computers and digital processing systems: memory – Address formation – Generating a particular pattern/sequence of addresses

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S218000, C711S219000, C365S189070, C365S230020, C365S230080

Reexamination Certificate

active

10032109

ABSTRACT:
A memory includes an address bus, address counter, address decoder, comparator, and control circuit. During a data read or write cycle, the address bus receives an external address, the address counter generates an internal address, which the address decoder decodes, and the comparator compares the external address to a value. Based on the relationship between the external address and the value, the comparator enables or disables the data transfer. For example, such a memory can terminate a page-mode read/write cycle by determining when the current external column address is no longer equal to the current internal column address. This allows the system to terminate the cycle after a predetermined number of data transfers by setting the external column address to a value that does not equal the internal column address. Or, the comparator can compare the external or internal address to a predetermined end address, and the memory can terminate the cycle when the external or internal address equals the end address.

REFERENCES:
patent: 5442588 (1995-08-01), Runas
patent: 5570320 (1996-10-01), Runas
patent: 5610873 (1997-03-01), Lee
patent: 5946247 (1999-08-01), Osawa et al.
patent: 5966724 (1999-10-01), Ryan
patent: 6094373 (2000-07-01), Saito
patent: 6108243 (2000-08-01), Suzuki et al.
patent: 6122718 (2000-09-01), Ito
patent: 6128716 (2000-10-01), Biggs
patent: 6263490 (2001-07-01), Tanaka
patent: 6327180 (2001-12-01), Taura et al.
patent: 6327210 (2001-12-01), Kuroda et al.
patent: 6430100 (2002-08-01), Kim
patent: 6484231 (2002-11-01), Kim
patent: 6563759 (2003-05-01), Yahata et al.
patent: 2001/0028278 (2001-10-01), Ooishi
patent: 2002/0023193 (2002-02-01), Nakamura
patent: 2002/0110037 (2002-08-01), Fukuyama
European Search Report dated Dec. 12, 2003.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory having increased data-transfer speed and related... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory having increased data-transfer speed and related..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory having increased data-transfer speed and related... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3851875

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.