Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Reexamination Certificate
1998-09-16
2003-10-14
McLean-Mayo, Kimberly (Department: 2187)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
C711S105000, C711S154000, C710S002000, C710S038000, C710S300000
Reexamination Certificate
active
06633947
ABSTRACT:
FIELD OF INVENTION
The present invention relates to memory systems, and more particularly, to a memory expansion channel for connecting arrays of memory devices to a memory controller.
BACKGROUND
Interleaved banks of memory cells can increase memory performance when sequential accesses to memory addresses involve different banks of memory. Interleaved banks of memory cells, along with interface circuits, have been integrated on a single die. For example, Rambus Inc. provides technology for an integrated memory device (e.g., Direct RDRAM™) employing interleaved banks of memory cells, along with a protocol for connecting a number of such memory devices to a single channel, called a Direct Rambus™ Channel. (Direct Rambus™ Channel and Direct RDRAM™ are registered trademarks of Rambus Inc., Mountain View, Calif.)
However, there are limits to the number of Direct RDRAMs that may be supported by a Direct Rambus Channel. Therefore, it is desirable to provide a memory architecture by which a large number of Direct RDRAMs may be connected to a memory controller. Furthermore, it is desirable that the number of Direct RDRAMs supported by a memory controller can be scaled with minimal impact upon the complexity and performance of the memory controller.
REFERENCES:
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 5392407 (1995-02-01), Heil et al.
patent: 5526507 (1996-06-01), Hill
patent: 5579264 (1996-11-01), Glass
patent: 5913046 (1999-06-01), Barth et al.
patent: 5996042 (1999-11-01), Pawlowski et al.
patent: 6003121 (1999-12-01), Wirt
patent: 6058464 (2000-05-01), Taylor
patent: 6065092 (2000-05-01), Roy
patent: 6067593 (2000-05-01), Schade
patent: 6076139 (2000-06-01), Welker et al.
patent: 6118462 (2000-09-01), Margulis
patent: 6125421 (2000-09-01), Roy
patent: 6252821 (2001-06-01), Nizar et al.
Direct RDRAM 64/72- Mbit (256K×16/18×16d), Rambus Corporation, May 1997.*
Rambus: Performance for Large Memory Systems, Dec. 1999.*
Kumanoya et al. —IEEE, “Advances in DRAM Interfaces”, Dec. 1995.*
Rambus (www.rambus.com)—“Applications for Rambus Interface Technology”, Feb. 1998.*
Crispt, Proceedings of COMPCON 1996, “High Bandwidth DRAM Technology Reduces System Cost”, Dec. 1996.*
Garret—IEEE—“RDRAMs: A New Speed Paradigm”, Dec. 1994.*
Crisp, IEEE Micro—“Direct Rambus Technology: The New Main Memory Standard”, Dec. 1997.*
Warmke—(www.rambus.com)—“Designing a Multimedia System with Rambus DRAMs”, Dec. 1995.
Holman Thomas J.
MacWilliams Peter D.
Kalson Seth Z.
McLean-Mayo Kimberly
LandOfFree
Memory expansion channel for propagation of control and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory expansion channel for propagation of control and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory expansion channel for propagation of control and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3150861