Memory error injector and associated methods

Details Memory error injector and associated methods Memory error injector and associated methods

2007-01-12

2010-10-19

Wilson, Yolanda L (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S025000

Reexamination Certificate

active

07818626

ABSTRACT:
A memory error injector is defined to include a connector for enabling connection with a standard memory module receptacle. The memory error injector also includes a standard memory block defined to interface with the connector and operate in accordance with a standard memory specification. The memory error injector further includes error injection logic defined to force data transmitted to or from a specified memory location within the standard memory block to a fixed state, for a first number of access cycles addressed to the specified memory location. The error injection logic is defined to force the data to the fixed state during transmission of the data between the connector and the standard memory block.

REFERENCES:
patent: 5499249 (1996-03-01), Agrawal et al.
patent: 2004/0187051 (2004-09-01), Berry et al.
patent: 2005/0177778 (2005-08-01), Holian et al.

Affiliated with

Also associated with

Rating

Memory error injector and associated methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory error injector and associated methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory error injector and associated methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4225284