Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2008-07-22
2008-07-22
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S764000
Reexamination Certificate
active
10932768
ABSTRACT:
Accordingly, there has been described a computer system with a plurality of memory components where individual bits from multiple words are distributed among the memory components. An error analyzer is operable to identify a memory component as potentially faulty by accessing a table mapping syndromes to memory components using generated syndromes.
REFERENCES:
patent: 4964130 (1990-10-01), Bowden et al.
patent: 5684977 (1997-11-01), Van Loo et al.
patent: 5856987 (1999-01-01), Holman
patent: 6044483 (2000-03-01), Chen et al.
patent: 6779148 (2004-08-01), Tanaka
patent: 6973613 (2005-12-01), Cypher
patent: 6976197 (2005-12-01), Faust
patent: 6981173 (2005-12-01), Ferguson
Baguette Benoit Leon Roger Ghislain
Vecoven Frederic Louis Ghislain Gabriel
Heter Erik A.
Kerveros James C
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Memory error analysis for determining potentially faulty... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory error analysis for determining potentially faulty..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory error analysis for determining potentially faulty... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3906023