Memory diagnosis apparatus

Details Memory diagnosis apparatus Memory diagnosis apparatus

2011-06-21

2011-06-21

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

Reexamination Certificate

active

07966531

ABSTRACT:
A memory diagnosis apparatus include an intra-word testing unit that tests for a coupling fault in each bit in each word in a memory, an inter-word testing unit that tests for a coupling fault between words in each sub-array each being plural words in the memory, and an inter-block testing unit that tests for a coupling fault between sub-arrays in the memory.

REFERENCES:
patent: 5107501 (1992-04-01), Zorian
patent: 5396619 (1995-03-01), Walton
patent: 5537632 (1996-07-01), Gorshe
patent: 6496950 (2002-12-01), Zhao et al.
patent: 6829736 (2004-12-01), Marinissen et al.
patent: 6934205 (2005-08-01), Pandey et al.
patent: 7117406 (2006-10-01), Onodera
patent: 2003/0182607 (2003-09-01), Onodera
patent: 2004/0151017 (2004-08-01), Kawasaki
patent: 2008/0137456 (2008-06-01), Shimosaka
patent: 1523367 (2004-08-01), None
patent: 1681048 (2005-10-01), None
patent: 61-222100 (1986-10-01), None
patent: 62-122000 (1987-06-01), None
patent: 2602204 (1987-06-01), None
patent: 2520234 (1987-11-01), None
patent: 03-101000 (1991-04-01), None
patent: 04-228199 (1992-08-01), None
patent: 05-342113 (1993-12-01), None
patent: 07-073665 (1995-03-01), None
patent: 3570388 (2002-10-01), None
patent: 2003-141897 (2003-05-01), None
patent: 2005-050393 (2005-02-01), None
patent: 940011427 (1994-12-01), None
patent: 588373 (2004-05-01), None
patent: 223275 (2004-08-01), None
Huang, D.C.; Jone, W.B.; , “A parallel transparent BIST method for embedded memory arrays by tolerating redundant operations,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol. 21, No. 5, pp. 617-628, May 2002 doi: 10.1109/43.998632.
Gang-Min Park; Hoon Chang; , “An extended march test algorithm for embedded memories,” Test Symposium, 1997. (ATS '97) Proceedings., Sixth Asian , vol., No., pp. 404-409, Nov. 17-19, 1997 doi: 10.1109/ATS.1997.643990.
Thaller, K.; , “A highly-efficient transparent online memory test,” Test Conference, 2001. Proceedings. International , vol., No., pp. 230-239, 2001 doi: 10.1109/TEST.2001.966638.
Rajsuman, R.; , “Algorithms to test PSF and coupling faults in random access memories,” Memory Testing, 1993., Records of the 1993 IEEE International Workshop on , vol., No., pp. 49-54, Aug. 9-10, 1993 doi: 10.1109/MT.1993.263150.
Official Action issued in corresponding Taiwanese patent application No. 095136911, dated Oct. 14, 1999.
Official Action issued in corresponding Chinese Application No. 200680042518.5, dated Nov. 5, 2010.

Affiliated with

Also associated with

Rating

Memory diagnosis apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory diagnosis apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory diagnosis apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2685012