Coded data generation or conversion – Analog to digital conversion followed by digital to analog...
Reexamination Certificate
2007-01-23
2007-01-23
Jeanglaude, Jean Bruner (Department: 2819)
Coded data generation or conversion
Analog to digital conversion followed by digital to analog...
C341S155000, C341S144000
Reexamination Certificate
active
11172164
ABSTRACT:
A memory device for storage of digitally formatted data can include a Digital to Analog Converter (DAC) circuit that is configured to convert digitally formatted data received from outside the memory device to analog formatted data. An Analog to Digital Converter (ADC) circuit is coupled to the DAC circuit and is configured to convert the analog formatted data to the digitally formatted data for storage in the memory device. Related methods are also disclosed.
REFERENCES:
patent: 5121121 (1992-06-01), Grudkowski et al.
patent: 5218621 (1993-06-01), Cudak et al.
patent: 6154157 (2000-11-01), Wong
patent: 6320417 (2001-11-01), Kirsch et al.
patent: 6624773 (2003-09-01), Wong
patent: 6727831 (2004-04-01), Iwata
patent: 10050060 (1998-02-01), None
patent: 1020000048102 (2000-07-01), None
Jeanglaude Jean Bruner
Samsung Electronics Co,. Ltd.
LandOfFree
Memory devices having single bit bus structure with current... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory devices having single bit bus structure with current..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory devices having single bit bus structure with current... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3784253