Memory device with reduced word line resistance

Details Memory device with reduced word line resistance Memory device with reduced word line resistance

2007-04-18

2008-08-19

Dinh, Son (Department: 2824)

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

C365S230030

Reexamination Certificate

active

07414915

ABSTRACT:
A memory device includes a plurality of blocks, with each block having a respective array of memory cells and respective local word lines. The memory device also includes a respective switching device coupled between each local word line and a common voltage node. A global word line driver controls the respective switching devices to turn on for respective local word lines in a row across the blocks including an accessed memory cell. Thus, the common voltage node is in the current path of the accessed memory cell with minimized layout area and resistance of the current path.

REFERENCES:
patent: 6031784 (2000-02-01), Ong
patent: 7009908 (2006-03-01), Fischer

Affiliated with

Also associated with

Rating

Memory device with reduced word line resistance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device with reduced word line resistance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with reduced word line resistance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3998270