Memory device with pipelined address path

Details Memory device with pipelined address path Memory device with pipelined address path

2000-07-06

2002-11-05

Nguyen, Than (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S154000, C711S157000, C711S158000, C711S168000, C711S169000

Reexamination Certificate

active

06477631

ABSTRACT:

TECHNICAL FIELD
The present invention relates to integrated circuit devices, and more particularly to synchronous memory devices.
BACKGROUND OF THE INVENTION
Conventional computer systems include a processor coupled to a variety of memory devices, including read-only memories (“ROMs”) which traditionally store instructions for the processor, and a system memory to which the processor may write data and from which the processor may read data. The processor may also communicate with an external cache memory, which is generally a static random access memory (“SRAM”). The processor also communicates with input devices, output devices, and data storage devices.
Processors generally operate at a relatively high speed. Processors such as the Pentium® and Pentium Pro® microprocessors are currently available that operate at clock speeds of at least 200 MHz. However, the remaining components of the computer system, with the exception of SRAM cache memory, are not capable of operating at the speed of the processor. For this reason, the system memory devices, as well as the input devices, output devices, and data storage devices, are not coupled directly to the processor bus. Instead, the system memory devices are generally coupled to the processor bus through a memory controller, and the input devices, output devices, and data storage devices are coupled to the processor bus through a bus bridge. The memory controller allows the system memory devices to operate at a clock frequency that is substantially lower than the clock frequency of the processor. Similarly, the bus bridge allows the input devices, output devices, and data storage devices to operate at frequency that is a substantially lower than the clock frequency of the processor. Currently, for example, a processor having a 200 MHz clock frequency may be mounted on a mother board having a 66 MHz clock frequency for controlling the system memory devices and other components.
Access to system memory is a frequent operation for the processor. The time required for the processor, operating, for example, at 200 MHz to read data from or write data to a system memory device operating at, for example, 66 MHz, greatly slows the rate at which the processor is able to accomplish its operations. Thus, much effort has been devoted to increasing the operating speed of system memory devices.
System memory devices are generally dynamic random access memories (“DRAMs”). Initially, DRAMs were asynchronous and thus did not operate at even the clock speed of the motherboard. In fact, access to asynchronous DRAMs often required that wait states be generated to halt the processor until the DRAM had completed a memory transfer. However, the operating speed of asynchronous DRAMs was successfully increased through such innovations as burst and page mode DRAMs, which did not require that an address be provided to the DRAM for each memory access. More recently, synchronous dynamic random access memories (“SDRAMs”) have been developed to allow the pipelined transfer of data at the clock speed of the motherboard. However, even SDRAMs are typically incapable of operating at the clock speed of currently available processors. Thus, SDRAMs cannot be connected directly to the processor bus, but instead must interface with the processor bus through a memory controller, bus bridge, or similar device. The disparity between the operating speed of the processor and the operating speed of SDRAMs continues to limit the speed at which processors may complete operations requiring access to system memory.
A solution to this operating speed disparity has been proposed in the form of a computer architecture known as “SyncLink.” In the SyncLink architecture, the system memory may be coupled to the processor directly through the processor bus. Rather than requiring that separate address and control signals be provided to the system memory, SyncLink memory devices receive command packets that include both control and address information. The SyncLink memory device then outputs or receives data on a data bus that is coupled directly to the data bus portion of the processor bus.
An example of a computer system
10
using the SyncLink architecture is shown in FIG.
1
. The computer system
10
includes a processor
12
having a processor bus
14
coupled to three packetized dynamic random access memory or SyncLink DRAMs (“SLDRAM”) devices
16
a-c
. The computer system
10
also includes one or more input devices
20
, such as a keypad or a mouse, coupled to the processor
12
through a bus bridge
22
and an expansion bus
24
, such as an industry standard architecture (“ISA”) bus or a Peripheral component interconnect (“PCI”) bus. The input devices
20
allow an operator or an electronic device to input data to the computer system
10
. One or more output devices
30
are coupled to the processor
12
to display or otherwise output data generated by the processor
12
. The output devices
30
are coupled to the processor
12
through the expansion bus
24
, bus bridge
22
and processor bus
14
. Examples of output devices
24
include printers and a video display units. One or more data storage devices
38
are coupled to the processor
12
through the processor bus
14
, bus bridge
22
, and expansion bus
24
to store data in or retrieve data from storage media (not shown). Examples of storage devices
38
and storage media include fixed disk drives floppy disk drives, tape cassettes and compact-disk read-only memory drives.
In operation, the processor
12
communicates with the memory devices
16
a-c
via the processor bus
14
by sending the memory devices
16
a-c
command packets that contain both control and address information. Data is coupled between the processor
12
and the memory devices
16
a-c
, through a data bus portion of the processor bus
14
. Although all the memory devices
16
a-c
are coupled to the same conductors of the processor bus
14
, only one memory device
16
a-c
at a time reads or writes data, thus avoiding bus contention on the processor bus
14
. Bus contention is avoided by each of the memory devices
16
a-c
and the bus bridge
22
having a unique identifier, and the command packet contains an identifying code that selects only one of these components.
The computer system
10
also includes a number of other components and signal lines which have been omitted from
FIG. 1
in the interests of brevity. For example, as explained below, the memory devices
16
a-c
also receive a master clock signal MCLK to provide internal timing signals, a data clock signal DCLK clocking data into or out of the memory device
16
, and a FLAG signal signifying the start of a command packet.
One of the memory devices
16
a
is shown in block diagram form in FIG.
2
. The memory device
16
a
includes a clock divider and delay circuit
40
that receives a master clock signal MCLK and generates an internal clock signal CKINT and a large number of other clock and timing signals to control the timing of various operations in the memory device
16
. The memory device
16
also includes a command buffer
46
and an address capture circuit
48
which receive an internal clock signal CKINT, a command packet CA
0
-CA
9
on a 10-bit command bus
50
, and a FLAG signal on line
52
. As explained above, the command packet contains control and address information for each memory transfer, and the FLAG signal identifies the start of a command packet which may include more than one 10-bit packet word. In fact, a command packet is generally in the form of a sequence of 10-bit packet words on the 10-bit command bus
50
. The command buffer
46
receives the command packet from the bus
50
, and compares at least a portion of the command packet to identifing data from an ID register
56
to determine if the command packet is directed to the memory device
16
a
or some other memory device
16
b, c
. If the command buffer
46
determines that the command packet is directed to the memory device
16
a
, it then provides a command word to a command decoder and sequencer
60
. The com

Affiliated with

Also associated with

Rating

Memory device with pipelined address path does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device with pipelined address path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with pipelined address path will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2951913